ALICE TPC Readout Chip

User Manual

CERN, June 2002

DRAFT 0.2

INDEX

Introc	luction	5
Chap	ter 1	6
1.1	Introduction	6
1.2	Analogue to digital conversion	8
1.3	Baseline Correction and Subtraction I	10
1.4	Tail Cancellation Filter	12
1.5	Baseline Correction and Subtraction II	14
1.6	Zero Suppression	16
1.7	Data Format	18
1.8	Multi-Event Buffer	20
1.9	Trigger Handling	21
Chap	ter 2	22
2.1	Introduction	22
2.2	ALTRO bus Signals	23
2.3	Instruction set	26
2.4	Registers set	50
2.5	Command Set	53
2.6	Control Protocol	54
2.7	Modes of Use and Operation	57
Chap	ter 3	58
3.1	Introduction	58
3.2	Analog to digital conversion circuit	59
3.3	Baseline Subtraction circuit	60
3.4	Tail Cancellation Filter circuit	62
3.5	Adaptive Baseline Correction circuit	63
3.6	Zero Suppression circuit	65
3.7	Data Format circuit	66
3.8	Multi-Event Buffer circuit	67



Introduction



Functional Description

1.1 Introduction

The ALTRO (ALICE TPC Read Out) chip is a mixed analogue-digital custom integrated circuit dedicated to the digitisation and processing of gaseous detector signals. It contains 16 channels operating concurrently on the analogue signals coming from 16 independent inputs. Upon arrival of a first level trigger, each input signal is sampled, processed and stored in a data memory. The maximum number of samples that can be continuously processed for each trigger (data stream) is 1008. When a second level trigger (accept) is received the data stream is either frozen in the data memory, till its complete readout takes place, or discarded. The data memory has the capacity to store 8 data streams.

As shown in figure 1.1, after the analogue to digital conversion, the signal processing is performed in 5 steps: a first correction and subtraction of the signal baseline, the cancellation of long-term components of the signal tail, a second baseline correction, the suppression of the samples so close to the baseline that contain no useful information (zero suppression), and formatting. The data processing and the readout of the data memory are performed at different frequencies (different colour in figure 1.1).



Figure 1.1. ALTRO Processing Chain

Every single ALTRO channel is comprised of 7 main building blocks described hereafter:

- The analogue input signal is converted into a digital stream by an Analogue-to-Digital Converter (ADC) with 10-bit dynamic range and up to 40 MS/s sampling rate.
- The first baseline correction corrects the systematic instability of the signal baseline, allowing the subtraction of time-dependant pedestal values taken from the pedestal memory. At this step, the variations of the pedestal in between triggers are also self-corrected. Alternatively the pedestal memory can act as a look-up table, addressed by the input data, that can be used to perform a conversion of the input signal during the pedestal subtraction. Finally the pedestal memory can also be used to generate a test pattern; an important feature that allows a complete test of the overall processing chain without input signal.
- The signal of a gas detector is often characterised by a long tail with a rather complex shape. An accurate cancellation of the signal tail is required in order to perform efficiently the zero suppression. The tail cancellation filter is based on the approximation of the tail by the sum of exponential functions. Flexibility for the different 16 channels is also given by the possibility to re-configure channel by channel the digital signal processing by changing programmable coefficients.
- After the tail cancellation a second baseline correction corrects the perturbation of the baseline produced by non-systematic effects. Assuming that systematic and tail-dependant perturbations have been removed in the previous two stages, any remaining deviation is due to non-systematic effects. The second baseline correction computes a moving average on certain samples and then subtracts this value from the signal.
- The zero suppression is based on a fixed threshold pulse detection scheme, where samples of value smaller than a constant decision level (threshold), are rejected. To reduce the noise sensitivity, a glitch filter checks for a consecutive programmable number of samples above the threshold. In order to keep enough information for further feature extraction, a programmable sequence of pre-samples and post-samples is also recorded. Eventually, the merging of two subsequent sets, closer than 3 samples, is foreseen.
- The zero suppressed data is formatted in 40 bit words. Every block of samples is labelled with its time and length to allow posterior reconstruction. At the end of the acquisition period, the data block is labelled with a trailer word. The whole structure is back-linked, that is, each trailer word points to the end of the previous data block.
- Trigger related data is stored in a multiple-event buffer. The Multiple-Event Buffer is a 1024x40 RAM partitioned in a programmable number (4 or 8) of fixed-length buffers.

The data is continuously processed, when a trigger is received, a window (Processing Time Window, PTW) defines the stream of data to be formatted and stored in the multievent memory. The implementation of the processing chain requires 18 pipeline stages. With this pipeline a programmable number of samples before the trigger (pre-trigger samples) can be stored by enlarging the PTW. This feature allows the compensation of the trigger latency to the extent of 15 times the sample clock period.

The ALTRO chip interfaces to the external world through 16 analogue inputs, a 40 bit bidirectional bus and 8 control signals. The bus protocol is asynchronous for instructions, with a 2-line handshake. The readout, however, is a synchronous block transfer that allows a rate of up to 300 MBytes/s.

1.2 Analogue to digital conversion

The Analogue to Digital Converter is based on a commercial ADC, the ST Microelectronics TSA1001 [*], slightly modified to suit the ALTRO application. It has a **10-bit dynamic range** and up to **25 MHz sampling rate**.

The ADC has a pipelined architecture, consisting of 9 internal conversion stages, in which the analogue signal is fed and sequentially converted into a digital code. The input analogue signal is sampled on the clock rising edge while the output digital code is issued on the clock's falling edge. As sketched in figure 1.2, the delay between the initial sample of the input signal and the corresponding output code (data latency) is 5.5 clock cycles.



Figure 1.2. ADC timing diagram.

As it will be described in more detail in section 2.1 and 3.1, the ADC is based on a fully differential circuit. It measures the difference (V_d) between the ADC inputs (V_p , positive analogue input and V_n , negative analogue input) while it is insensitive to the absolute values of V_p and V_n , provided within the ALTRO supply voltages. Two reference voltages, V_t (top reference voltage) and V_b (bottom reference voltage), define the dynamic range and the conversion gain accordingly. We introduce, hereafter, some definition and the relationship between the input signal and the digital output code:

- Reference Range: $RR = V_t V_b$
- Dynamic Range: DR = [-RR ; + RR]
- Conversion Gain: CG = (2 x DR) / 1024
- Digital Output Code = V_dx CG 512



Figure 1.3. A/D converter, signals and configuration.

Different configurations for driving the analogue inputs and connecting the reference voltages are discussed in section 2.1. As an example, figure 1.3 shows the configuration that will be used in the ALICE TPC application.

1.3 First Baseline Correction

The first stage in the digital processing chain is the First Baseline Correction Unit (BC1). The main task of the BC1 is to prepare the signal for the tail cancellation that takes place in the subsequent stage. To this purpose the signal is corrected in order to remove perturbations of different nature.

The perturbations affecting the signal from the gas chamber can be:

Low-frequency spurious signals (in the range of less than one kilohertz). They perturb the detector signal by shifting its baseline by an amount that, inside the processing time window (PTW), is almost constant (less than one ADC count). This type of signal perturbation could be, for instance, the one produced by a temperature variation of the electronics components.



Signal perturbations created by systematic effects, like those related to the triggering of the detector, which affect the signal in terms of a superimposed noise pattern.



To cope with the first effect, a self-calibration circuit is implemented right at the output of the ADC. It tracks continuously the signal outside the PTW computing its cumulative average. Upon the arrival of the first level trigger, the averaging process is interrupted and its last value used as self-calibrated offset to be subtracted to all the samples inside the PTW.

To remove systematic effects, a pattern memory is used. Every time the chip starts an acquisition, the values stored in this memory are subtracted from the input signal, thus removing systematic perturbations. Alternatively, this memory can be used as a Look-Up Table (LUT) to perform non-linear conversion or to equalise the response across different channels. As a test feature, this memory can inject a pattern in the processing chain to allow the testing of all the logic downstream without the need of an external analogue signal.

The two aforesaid circuits allow for 3 different modes of operation: *subtraction mode*, *conversion mode* and *test mode*. Some of these modes of operation can be combined allowing numerous configurations of the BC1 circuit. The most relevant configurations have been summarised in table 1.1 while the complete list is reported in table 2.x. Hereafter we describe the main modes of operation.

- Subtraction mode. In this mode of operation, the BC1 performs the subtraction of spurious signals from the input-signal values. The subtracted signal can be fixed (*fixed subtraction mode*), time-dependent (*time-dependent subtraction mode*) or self-calibrated (*self-calibrated subtraction mode*).
 - In *fixed-subtraction mode*, the value to be subtracted from the input signal is constant and stored in a configuration register.
 - In *time-dependent subtraction mode,* the time-dependent pedestal values to be subtracted are stored in a memory (*pedestal memory*) that, in this configuration, is addressed by a time counter started by the trigger signal.
 - In *self-calibrated subtraction mode*, the value to be subtracted is computed as cumulative average (*scp* self calibrated pedestal) of the input signal outside the processing time window:

$$scp_n = \frac{scp_{n-1} + din_n}{2}$$
(1)

Upon the arrival of the first level trigger, the value of the self-calibrated pedestal is frozen in a register.

While the fixed-mode and time-dependent-mode are exclusive, any of them can be combined with the self-calibrated mode as shown in table1.1.

- **Conversion mode**. The circuit can perform a memory (static) conversion of the input signal of the type $y_n = F(x_n)$. At any cycle n, the output y_n depends at most on the input sample x_n at the same time, but not on past or future samples of the input. The output values y_n are stored in the *baseline memory* addressed, in this case, by the input values x_n . The *conversion mode* can work concurrently to the *self-calibrated subtraction mode* and to the *fixed subtraction mode*.
- Test mode. The LUT can be used to generate a pattern to be injected into the processing chain for test purposes. On this test pattern, which is replacing the input signal samples, can be performed the subtraction of a constant value. In the latter case the pattern generated is a stream of zeros.

Finally, the BC1 circuit provide also the possibility of inverting the input signal polarity (1's complement). The pedestal memory is accessible, in write and read mode, throughout three registers.

Modes of Operation		Main Configurations									
		din – fpd	din – f(t)	din – scp – fpd	din – scp – f(t)	f(din) – fpd	f(din – scp) – fpd	f(t) – fpd			
	Fixed	~		~		✓	~				
Subtraction Mode	Time-dependent		~		\checkmark			~			
	Self-calibrated			~	~		~				
Conversion Mode						~	~				
Test Mode								~			

Note: din, data input (samples); f(t), LUT data; fpd, fixed pedestal data value; scp, self-calibrated pedestal data value; f(din), converted data.

Table 1.1. ALTRO Baseline Correction and Subtraction I Modes.

1.4 Tail Cancellation Filter

Although suited for a wider class of applications, the ALTRO chip has been designed for the readout of the cathode pad plane of a conventional multi-wire proportional chamber. In this detector, the necessary signal amplification is provided by an ionisation avalanche created in the vicinity of the anode wires. Moving from the anode wire towards the surrounding electrodes, positive ions, created in the avalanche, induce a positive current signal on the pad plane. This current signal is characterized by a fast rise time (less than 1 ns) and a long tail with a rather complex shape, which depend on the details of the wires and pad geometry. The signal tail increases the superimposition of subsequent pulses (pile-up) rendering the zero suppression quite inefficient. In order to minimize such effect, the ALTRO chip incorporates a filter for the cancellation of the signal tail.

The algorithm used for the tail cancellation is explained hereafter.

The signal is approximated by the sum of 4 exponential functions:

$$is(t) = I_{0} \times \sum_{i=1}^{4} A_{i} \times e^{-\frac{t}{\alpha \cdot \tau_{i}}} + r(t) \quad \begin{cases} \tau_{1} << \tau_{2} << \tau_{3} << \tau_{4} \\ \sum_{i=1}^{4} A_{i} = 1 \end{cases}$$
(1)

Where r(t) is a residual function due to the approximation error. The sum of the gains A_i should be equal to 1 so that input and output have the same amplitude. The time function [1] can be expressed in the Z domain as:

$$Is(z) = I_0 \cdot \sum_{i=1}^{4} \frac{A_i}{1 - \exp(T/\alpha \tau_i) \cdot z^{-1}} + R(z)$$
(2)

The signal is passed through a linear network that cancels all but the fastest of the exponential terms. The n-1 pole-zero network has a transfer function that expressed in the Z domain is:

$$F(z) = \frac{(1 - \exp{(T/\alpha\tau_2).z^{-1}})(1 - \exp{(T/\alpha\tau_3).z^{-1}})}{(1 - L_1 z^{-1} + L_2 z^{-2} + L_3 z^{-3})}$$
(3)

The numerator of F(z) will perfectly cancel all the poles of Is(z) except one. The constants L1, L2 and L3 are chosen such that the numerator of the expanded form of Is(z) disappears. The response of this linear network to the incoming signal is the convolution in the time of the impulse response function of the filter and the signal itself:

$$is(t) * f(t) = I_0 e^{-\frac{t}{\alpha \cdot \tau_0}} + r(t) * f(t)$$
(4)

One can easily observe from this expression that the performance of the tail cancellation is strongly related to r(t). The remaining fast exponential is a constraint of the system and can be chosen such that:

$$e^{-\frac{t}{\alpha\cdot\tau_0}} < 0.1\% \qquad t \ge 1\,\mu s \tag{5}$$

The filter considered is an IIR filter of order 3. The filter is composed of 3 first order filters in cascade. The filter is flexible in the configuration of the digital signal processing operation by changing 6 programmable and accessible coefficients, K1, K2, K3, L1, L2 and L3, for each filter.

The processing performed is shown in fig 1.4.



Figure 1.4. Tail Cancellation scheme.

The use of the Tail Cancellation Filter in the processing chain can be optional.

1.5 Baseline Correction and Subtraction II

The second level of baseline correction is apply to the signal during the PTW and corrects signal perturbations created by non-systematic effects, which affect the signal. This level of correction is based on a moving average filter. This functionality is performed in two different levels, one is the generation of the window to perform the average of the baseline (acceptance window), and the other is the correction itself. The correction of the baseline is based on a Moving Average Filter.

The acceptance window is based on a double threshold scheme that follows the slow variations of the signal (fig 1.5). Inside the acceptance window, the baseline is corrected subtracting to a given sample the value done by the following equation:

$$y(n) = \frac{1}{M+1} \sum_{k=0}^{M} x(n-k)$$
 $M = 7$ (6)

This value is the result of the moving average of a signal x(n), in the former case, for a given sample, is the average of this sample and the previous 7.

When there is a fast variation in the signal, like a cluster, the samples are out of the acceptance window, and therefore excluded from the baseline calculation. In this case the value of the samples is corrected with the value calculated by the Average Filter for the last sample inside the window.



Figure 1.5. . Moving Average Principle.

Next figure shows the effect over the baseline of the Adaptive Baseline Correction scheme.



Figure 1.6. Data after Adaptive Baseline Correction.

The use of pre-sample and post-samples to determine the exclusion window for the baseline calculation is foreseen.

1.6 Zero Suppression

One obvious way to compress the data stream is to discard "zero" data, e.g., samples so close to the reference level (*pedestal*) that contain no useful information and can be considered as noise. We are only concerned here with the elimination of the samples with no information - the ones outside the pulses - not with the removal of noise superimposed on the kept samples.

The basic pulse detection scheme is *fixed thresholding*: samples of value smaller than a constant decision level (threshold) are rejected. When a sample is found above the threshold, it is considered the start of a pulse (fig 1.7).



Figure 1.7. Basic detection scheme.

To reduce the impulsive noise sensitivity, a glitch filter checks for a consecutive number of samples above threshold, confirming the existence of a real pulse (fig 1.8). The minimum sequence of samples above the threshold (MINSEQ) which defines a pulse can vary from 1 to 3.



Figure 1.8. Glitch filter.

In order to keep enough information for further feature extraction, the complete pulse shape must be recorded. Therefore, a sequence of samples (pre-samples) before the signal overcome the threshold and a sequence of samples (post-samples) after the signal returns below the threshold are also recorded (fig 1.9). The number of pre-samples (PRES) and the number of post-samples (POSTS) can vary independently in the range between 0 and 4.



Figure 1.9. Feature extraction.

The pulse thus identified and isolated must be tagged with a time stamp, in order to be synchronised with the trigger decision for validation. Otherwise the timing information would be lost by the removal of a variable number of samples between accepted pulses. This requires the addition of a time data to the set of sample data. Besides that, in a data format where the addition of flag bits is not allowed, a further word is needed to distinguish the sample data from the time data. This extra word represents the number of words in the set. Since for each new set of data we have two extra words, the merging of two consecutive sets, which are closer than 3 samples, is performed (fig 1.10).



Figure 1.10. Merging of close clusters.

1.7 Data Format

The stream of zero-suppressed data must be formatted by adding, to each set of samples, two extra words, and encoding the 10-bit words and hardware address into a 40-bit set of words.

As it was mentioned in the previous paragraph, due to the removal of a variable number of samples between accepted clusters, the timing information would be lost during the zero-suppression process. This requires the addition of a time data to each accepted set of samples. Since 1000 is the maximum length of the data stream that can be processed by the ALTRO chip, the time information can be encoded in a 10-bit word. The principle is to label each sample with a time-stamp that defines the time distance from the trigger signal. So the samples of the processed data stream are numbered starting from 0 to 1000. The time information added to each cluster during the formatting phase corresponds to the time-stamp of the last sample in the cluster.

The ALTRO data format does not make use of extra flag bits to distinguish the samples data from the time data, but introduces a further word for each accepted cluster, which represents the number of words in the cluster without counting the time data.

These new 10-bit words, time data and number of samples per cluster, are introduced at the end of the cluster (fig 1.11).



Figure 1.11. Data formatting procedure.

As it is shown in the fig 1.11 and fig 1.12, the 10-bit words are packed in 40-bit words. If some data is missing to complete a 40-bit word an "A" hexadecimal pattern is used. A

trailer completes the data packet, which is the last 40-bit word of the data structure. The trailer is composed of different relevant data. The total number of 10 bit words in the packet (10 bits), indeed this word provides the position of the last 10-bit word in the data packet, and the hardware and channel address (8 and 4 bits respectively), this address represents a sort of geographical address and is used in the data packet to identify unambiguously to which channel the data packet is associated. The rest of the information is filled with a pattern ("A" hexadecimal), and it is made to have the information available in bytes.

	40 30		20			10	0	
(S05		S04		S03		S02	
	S10		007	Т	06		S06	
40-bit data words	005		T12	S	12		S11	
	S91		S90	S	89		S88	
	2AA		007	Т	92		S92	
Trailer word	2AAA		# 10-b	it w	Α	ł	Hard Add	

Figure 1.12. Back linked data block.

1.8 Multi-Event Buffer

The dead time generated by a gaseous detector has two contributions: detector dead time, e.g. the drift time, and front-end electronics dead time (readout dead time). The multi-event buffer scheme can reduce the second contribution. The system dead time depends on the dimensions of the front-end multi-event buffer.

The processed data stream is stored in a memory to be eventually read out. This memory, 1024x40 bits wide, is partitioned in a programmable number N of blocks. Each data stream will be stored in the next available memory block. When all the memory blocks are occupied a full signal is generated to ignore the commands to process new data streams.

The number N of blocks can take the following 2 values: 4 and 8. The size of the memory allows storing 4 complete events without zero suppressed data. The way the data streams are sorted and recovered from the memory is completely transparent to the user. In any case the status of the memory (empty and full) is available in the chip status register.

1.9 Trigger Handling

In a high energy physics experiment, only a fraction of occurring events provides useful information. The trigger system evaluates the event on-line and provides an "accept" signal when the event is relevant. Only those events are recorded and are available for later off-line analysis.

The trigger information is received in the Readout Control Unit (RCU) and then distributed to the ALTRO chips by means of two signals. The first one, LVL1, starts the data processing, the event triggered is also stored in the multi-event buffer. The second signal, LVL2, validates the data stored, this signal always refers to the previous LVL1 signal. If the LVL2 is not received, the buffer with the last LVL1 related data is considered empty and this buffer occupied with data related to the next LVL1 signal, as it is shown in figure 1.13.



Figure 1.13. Evolution of the multi-event buffer for different triggers signals.

To read a validated event, and therefore to empty the buffer occupied, a Channel Readout Command must be performed for each channel.



Mode of Use and Operation

2.1 Introduction

The ALTRO chip is interfaced to the readout system through a digital bus composed of 40 bi-directional lines and 8 control lines. The 40-bit bus contains 20 address bits that define the ALTRO address space and 20 data bits. This address-able space contains the pedestal memories, the configuration/status registers as well also a set of commands, which start internal finite state machines for the execution of sequences of micro-instructions.

The ALTRO signals are described in detail in the section 2.2. The section 2.3 is dedicated to a global view on the ALTRO *Instruction Set.* The instructions can be divided in *Register Access* (section 2.4) and *Commands* (section 2.5). The *Control Protocol* for the configuration and to run the chip is described in section 2.6. The modes of operation of the chip and setup of the ADCs are analyzed in section 2.7. In this chapter, RCU is defined as the master controller and FEC as a carrier of 8 ALTROs.

2.2 ALTRO bus Signals

ALTRO BUS										
Signal Name	Function	# bits	Dir.	Polarity						
AD	Address / Data	40	Bi-directional	Н						
WRITE	Write / Read	1	Input	L						
CSTB	Command Strobe	1	Input	L						
ACKN	Acknowledge	1	Output	L						
ERROR	Error	1	Output	L						
TRSF	Transfer	1	Output	L						
DSTB	Data Strobe	1	Output	L						
LVL1	Level-1 Trigger	1	Input	L						
LVL2	Level-2 Trigger	1	Input	L						
GRST	Global Reset	1	Input	L						
SCLK	Sampling Clock	1	Input	-						
RCLK	Readout Clock	1	Input	-						

The most relevant ALTRO bus signals are summarized in table 2.1. A more detailed description of the bus signals is given hereafter.

Table 2.1 Signal summary.

AD[39:0] (bi-directional)

This is a 40-bit bi-directional Address/Data bus (table 2.2). It consists of three main fields that, starting from the least significant bit, are organised as follows: the *data* field (20 bits), the *instruction* field (5 bits) and the *address* field (14 bits). The most significant bit is a parity bit. It should be noted that, with a 14-bit *address* field, the ALTRO bus space sizes 16384. This addressable space is divided in two equal size partitions: the ALTRO chips partition (AL partition) and the Board Controller partition (BC partition).

39	38	37	36	29	28	25	24	20	19		0
	ADDRESS							STRUCTION			
FAN	BCAST	BC/AL	СН	ANNEL	. Ad	DRESS		CODE		DATA	

Table 2.2: 40-bit bi-directional Address/Data bus

<u>AD[39]</u> (PAR) is the parity bit of the 20 most significant bits. It is set such that the parity of the 20 most significant bits is always even. The parity bit allows the detection of a single bit error in the transmission between the RCU and the FEC.

When the bit <u>AD[38]</u> BCAST (broadcast) is set to 1, the *bus write cycle* initiated by the RCU (master) is addressed to an entire *partition* of the *address space* (AL or BC partition). In this case the slave units ignore the channel address field.

The bit <u>AD[37]</u> (BC/AL) defines the address space partition: 1 for the BC partition, 0 for the AL partition.

The following 8 bits <u>AD[36:25]</u> (CHANNEL ADDRESS) specify the *channel address* and, during an *instruction cycle*, are compared with the hard-wired address. From the most significant bit, the channel address consists of a branch address (1 bit), the FEC address

(4 bits), the ALTRO chip address (3 bits) and the ALTRO's internal channel address (4 bits). This allocations of addresses is the recommended one and it corresponds to the case of a board containing 8 ALTROS (FEC) and an RCU with two branches each one with 16 FECs.

The bits <u>AD[24-20]</u> (INSTRUCTION CODE) carry the instruction code. As it will be detailed in the next section, the ALTRO chips and the BC are controlled by a set of instructions. The instruction can be either an access to a Configuration/Status Register (CSR), whose address is part of the instruction code, or a Command. In the former case, the instruction involves a WRITE or READ cycle, according to the value of the WRITE signal, to one of the CSRs. In the latter case the instruction does not imply a data transfer from/to the addressed unit, thus the data field of the AD bus is not used.

The data field <u>AD[19-0]</u> carries the data in the WRITE or READ instructions.

WRITE (Input)

The write/read signal is driven by the master (RCU) and defines whether the access to the addressed unit is in write/read mode (low/high).

CSTB (Input)

The master (RCU) drives the command strobe (CSTB) signal. When asserted, it indicates that a valid word has been placed in the AD bus. The signal also qualifies the WRITE signal. The master only releases the CSTB signal after the slave has asserted the ACKN signal. The only exception is represented by the *broadcast Instruction* cycles for which there is no acknowledge. In the latter case the master will keep the information on the bus and will validate it with the CSTB signal for at least 2 RCLK cycles.

ACKN, ACKN EN (Output)

On a WRITE or COMMAND cycle, the addressed unit asserts the ACKN signal to indicate that is has successfully latched the bus content and executed the requested *instruction*. On a READ cycle, the addressed unit asserts the ACKN to indicate that it has placed the requested data on the bus. The only exception is represented by the broadcast instruction that does not have to be acknowledged. A signal ACKN_EN frames ACKN, enabling the intrinsic capacitor in the transceiver.

ERROR (Output)

The ERROR line is asserted by the slave units to signal the occurrence of an error condition. If the error condition has occurred in an instruction cycle (parity error or *instruction* code error), the slave does not acknowledge the instruction cycle and asserts the ERROR signal.

TRANSFER, TRANSFER EN, DOLO EN – DSTB (Output)

The readout of the ALTRO chip data memory is performed in two steps. The first one is a normal instruction cycle where the RCU issues the command with the instruction code CHRDO (channel readout). The ALTRO chip that, after a number of cycles, takes the control of the bus by asserting the TRANSFER signal acknowledges this instruction cycle. TRANSFER is kept asserted till the data block has been completely transferred. The data transfer is not necessarily continuous and for this reason each single word, being transferred, is validated by the signal DSTB (Data Strobe). TRANSFER_EN and DOLO_EN are used to drive the bi-directional bus AD when transferring an event, for the former and for reading a register for the later.

<u>LVL1 – LVL2 (Input)</u>

The LVL1 and LVL2 signals are broadcasted by the RCU to all the FECs. They are used for the distribution of the Level-1 and Level-2 trigger information. The LVL1 signal is synchronous with the SCLK signal and lasts for at least two clock cycles. The LVL2 signal is synchronous with the RCLK and lasts also for two clock cycles.

<u>GRST – SCLK – RCLK (Input)</u>

The GRST (Global Reset) is an active low global rest. It initialises all the internal registers, counters and state machines. The SCLK (Sampling Clock) is the ALTRO sampling clock and can have a maximum frequency of 20MHz. All the data ALTRO processing is done synchronously with the SCLK signal. The RCLK is the ALTRO readout clock and can have a maximum frequency of 40MHz. The latter is the clock engine for the ALTRO bus master and slave interfaces.

Other signals of the ALTRO chip are further described in this chapter. The signal TMS controlling the mode of operation is described in section 2.7. The pin TSTOUT is an output of the chip ORing some important internal signals and it is used for debug purposes only.

2.3 Instruction set

An instruction can be either an access to the *Configuration/Status Register* (CSR) or a *Command*. In the former case, the instruction involves reading or writing data, according to the value of the WRITE signal, to one of the CSR's. In the latter case the instruction does not imply a data transfer from/to the chip, thus the data field of the bi-directional AD lines is not used. The nature of the instruction, CSR access or COMMAND is defined by the address bits AD[24:20].

Some of the CSR and instructions are global to all the 16 channels and others are for each individual channel. A detailed description of the parameters stored in the ALTRO register set is given in the next section. The tables 2.3 and 2.4 describe the *register set* and the *command set*.

All write instructions (register access or command) can be issued in broadcast mode if the bit AD[38] is set high. The instruction will be executed by all the chips seeing that line high, but it will not be acknowledged by any of them.

	Per Channel Registers										
Reg. Name	Reg. Add.	Width	Access Type	Allow Bcast	Meaning						
K1	00	16	R/W	Y	Filter Coefficient K1						
K2	01	16	R/W	Y	Filter Coefficient K2						
К3	02	16	R/W	Y	Filter Coefficient K3						
L1	03	16	R/W	Y	Filter Coefficient L1						
L2	04	16	R/W	Y	Filter Coefficient L2						
L3	05	16	R/W	Y	Filter Coefficient L3						
VFPED	06	20	R + R/W	Y	Variable / Fixed Pedestal Data						
PMDTA	07	10	R/W	Y	Ped. Mem. Data for a given address						
ADEVL	11	16	R	N/A	Chip Address + Event Length						

	Global Registers									
Reg.	Reg. Reg. Width Acc			Allow	Meaning					
Name	Add.		Туре	Bcast						
ZSTHR	08	20	R/W	Y	Offset + Threshold ZS					
BCTHR	09	20	R/W	Y	Threshold HI + Threshold LO (MAU)					
TRCFG	0 A	20	R/W	Y	Trigger Delay + N. Samples/Event					
DPCFG	0B	20	R/W	Y	ZSU + MAU + BSU configuration					
BFNPT	0C	5	R/W	Y	Filter Enable + Buffer. N. + Pre-trigger					

ERSTR	10	20	R	N/A	Error + Status Register
TRCNT	12	16	R	N/A	Trigger Counter
PMADD	0D	10	R/W	Y	Pedestal Memory Address

Table 2.3: Register set of the ALTRO. Global registers contain parameters that are common to all the channels or relate to the common logic of the chip. Channel registers contain parameters that are specific for every channel.

Command Set											
Reg. Name	Reg. Add.	Access Type	Allow 3roadcas	Meaning							
WPINC	18	W	Y	Write Pointer Increase							
RPINC	19	W	Y	Read Pointer Increase							
CHRDO *	1A	W	Ν	Channel Readout							
SWTRG	1B	W	Y	Software Trigger							
TRCLR	1C	W	Y	Clear Trigger Counter							
ERCLR	1D	W	Y	Clear Error Flags							

Table 2.4. Command set.

A detailed description of the register set is given in section. 2.4.

2.4 Register set

The total number of registers implemented in the ALTRO chip is 137. Out of these, 128 are channel specific, that is, a different version exists for each channel. There are 8 channel-specific registers for each of the 16 channels ($8 \times 16 = 128$). The remaining 9 registers contain parameters that are either common for all the channels or relative to the common logic of the chip.

The PMD register is not a true register, but a gateway to access the pedestal memories. Writing to or reading from this register

K1

Filter Coefficient K1

Instruction Code	00 h
Width	16
Register Type	Channel Local
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39	38	37	36		29	28	25	24		20
PAR	BCAST	0		CHIP ADDRESS		CHANNEL AD	DRESS		00	

19		16	15		0
	X			K1 coefficient	

Description

Parameter	Description	Range
K1	K1 is the filter coefficient defining the position of the zero for the first stage	0 – FFFF

Notes

The relation between the binary value and the corresponding floating-point value is given by the formula

$$\mathsf{K1}_{\mathsf{f}} = \frac{\mathsf{K1}_{\mathsf{b}}}{65535}$$

VFPED

First Baseline Subtraction Pedestals

Instruction Code	06 h
Width	20
Register Type	Channel Local
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39	38	37	36	29	28	25	24		20
PAR	BCAST	0	CHIP ADDRESS		CHANNE	EL ADDRESS		06	

19	10	9		0
	VPD (Read Only)		FPD (Read / Write)	

Description

Parameter	Description	Range
VPD	Self-Calibrated Variable Pedestal	0 – 3FF
FPD	Fixed Pedestal	0 – 3FF

Notes

The VPD is calculated by the Self-Calibration circuit when the ALTRO is not processing a trigger. This value can be read out for monitoring purposes, but not written. The FPD can be written and read back. Either or both of them can be subtracted from the ADC data stream if the proper configuration is selected in register **DPCFG**.

PMDTA

Pedestal Memory Data

Instruction Code	07 h
Width	10
Register Type	Channel Local
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39	38	37	36		29	28	25	24		20
PAR	BCAST	0		CHIP ADDRESS		CHANNE	L ADDRESS		07	

19		10	9	0
	Х		Data	

Description

Parameter	Description	Range
Data	Data to be written to or read from the Pedestal Memory	0 – 3FF

Notes

Data written to or read from this register is routed to/from the Pedestal Memory of the corresponding channel at the address specified in the global register PMADD. PMADD is common for all the channels. Therefore, the strategy to fill up the Pedestal Memories is first to write the address and then the data for that address across all the 16 channels. The procedure is repeated again for each address.



Before writing or reading the Pedestal Memory, make sure that the First Baseline Correction is in a mode that does not access the memory, otherwise data will be corrupted. The recommended operation mode is din-fpd.

ZSTHR

Zero Suppression Threshold and Offset

Instruction Code	08 h
Width	20
Register Type	Global
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39	38	37	36	29	28	25	24	20
PAR	BCAST	0	CHIP ADDRESS			x	30	3

19		10	9		0
	OFFSET			ZS_THR	

Description

Parameter	Description	Range
OFFSET	Offset to be added to the signal	0 – 3FF
ZS_THR	Zero Suppression Threshold	0 – 3FF

Notes

Before the zero suppression, any negative value of the signal is coerced to 0. If there is the need to explore these negatives values, an offset must be added so that they become positive.

BCTHR

Second Baseline Correction Thresholds

Instruction Code	09 h
Width	20
Register Type	Global
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39	38	37	36	29	28	25	24	20
PAR	BCAST	0	CHIP ADDRESS			х		09

19	10	9	0
THR_HI		THR_LO	

Description

Parameter	Description	Range
THR_LO	Upper threshold of the acceptance window	0 – 3FF
THR_HI	Lower threshold of the acceptance window	0 – 3FF

Notes

TRCFG

Trigger Configuration

	i de la constante de
Instruction Code	0A h
Width	20
Register Type	Global
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39 38	37	36	29	28	25	24	20
PAR BCAS	0	CHIP ADDRESS		×	(0A	

19		10	9	0
	ACQ_START		ACQ_	END

Description

Parameter	Description	Range
ACQ_START	Number of cycles to wait before acquisition starts	0 – 3F0
ACQ_END	Number of cycles elapsed from trigger to acquisition end	0 – 3F0

Notes

ACQ_START must be less or equal than ACQ_END. When Pretrigger is used, ACQ_START is ignored. Pretrigger and ACQ_START are mutually exclusive features. To avoid overflowing the data memory when it is divided in 8 buffers, ACQ_END should not exceed 506 (1FA).



Data Path Configuration 1

Instruction Code	0B h
Width	20
Register Type	Global
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39 38 3	37	36 29	28 25	24 20
PAR BCAST	0	CHIP ADDRESS	x	0B

19		12	11	5	;	4		0
	ZS_CFG			BC2_CFG			BC1_CFG	

Description

Parameter	Bits	Description	Range
BC1_CFG	30	First Baseline Correction Mode (table 2.6)	0 – F
	4	Polarity. When set, the ADC data is inverted (1's C)	0 – 1
BC2_CFG	65	Number of Presamples excluded from 2 nd Baseline Correction	0-3
	107	Number of Postsamples excluded from 2 nd Baseline Correction	0 – F
	11	Enable Second Baseline Correction	0 – 1
ZS_CFG	1312	Glitch Filter Configuration for Zero Suppression (table 2.7)	0-3
	1614	Number of Postsamples excluded from suppression	0-7
	1817	Number of Presamples excluded from suppression	0-3
	19	Enable Zero Suppression	0-1
DPCFG[3:0]	Effect		
------------	-----------------------------		
0000	din – fpd		
0001	din – f(t)		
0010	din – f(din)		
0011	din – f(din – vpd)		
0100	din – vpd – fpd		
0101	din – vpd – f(t)		
0110	din – vpd – f(din)		
0111	din – vpd – f(din – vpd)		
1000	f(din) – fpd		
1001	f(din – vpd) – fpd		
1010	f(t) – fpd		
1011	f(t) - f(t)		
1100	f(din) – f(din)		
1101	f(din – vpd) – f(din – vpd)		
1110	din – fpd		
1111	din – fpd		

Table 2.6. Operating Modes of the First Baseline Correction.

DPCFG[13:12]	Effect
00	din – fpd
01	din – f(t)
10	din – f(din)
11	din – f(din – vpd)

Table 2.7. Operating Modes of the Zero Suppression.

Notes

- **din** stands for the data stream coming from the ADC.
- **f(t)** stands for the data of the Pedestal Memory, played back as a function of time for the duration of the acquisition after a L1 trigger is received. (Pattern Generator Mode)
- **f(din)** stands for the data of the Pedestal Memory, played back a function of the ADC data at any time. (Look-up Table Mode)
- **vpd** stands for the self-calibrated pedestal value, that is, the average DC level that the ADC sees outside the acquisition window (i.e. when there is no signal from the gas chamber)
- **fpd** stands for the fixed pedestal, a constant value stored in register VFPED that is to be subtracted from the ADC data stream



Data Path Configuration 2

Instruction Code	0C h
Width	6
Register Type	Global
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39	38	37	36 29	9	28	25	24	20
PAR	BCAST	0	CHIP ADDRESS		х		0C	

19	7	6	5	4	3		0
Х		PWSV	FLT_EN	NBUF		PTRG	

Description

Parameter	Description	Range
PTRG	Number of Pretrigger Samples	0 – F
NBUF	Number of Buffers in Data Memory (4 / 8)	0 – 1
FLT_EN	Enable the Digital Filter	0 – 1
PWSV	Power Save. When set, stops data processing outside trigger windows.	0 – 1

Notes

• The Power Save bit may reduce the power consumption dramatically under certain data path configurations.

PMADD

Pedestal Memory Address

Instruction Code	0D h
Width	10
Register Type	Global
Access Type	Read / Write
Allow Broadcast	Yes

Instruction Coding

39	38	37	36	29	28	25	24	20
PAR	BCAST	0	CHIP ADDRESS		X		0D	

19		10	9	0
	X		PN	1A

Description

Parameter	Parameter Description	
PMA	Address of the Pedestal Memory to be read / written	0 – 3FF

Notes

The value set in PMA is common for all the channels. Therefore, the recommended strategy to fill up the Pedestal Memories is to write the PMA first, and then the corresponding data across all the 16 channels. This sequence is repeated until all the memories all filled up.



Before writing or reading the Pedestal Memory, make sure that the First Baseline Correction is in a mode that does not access the memory, otherwise data will be corrupted. The recommended operation mode is din-fpd.

ERSTR

Error and Status Register

Instruction Code	10 h
Width	20
Register Type	Global
Access Type	Read Only
Allow Broadcast	No

Instruction Coding

39	38	37	36	29	28	25	24	20
PAR	BCAST	0	CHIP ADDRESS		x			10



Description

Parameter	Description
Read Pointer	Pointer to the buffer that is to be read out
Write Pointer	Pointer to the buffer that is to be written on next trigger
Remaining Buffers	Number of empty buffers remaining in the Data Memory
FULL	Flag signalling that all the buffers of the memory are filled with valid event
EMPTY	Flag signalling that all the buffers of the memory are available for writing
Parity Error	A parity error has been detected while decoding an instruction (sticky bit)
Instruction Error	An illegal instruction has been received (sticky bit)

Trigger Overlap	A trigger pulse has been received during the processing window of a previous trigger (sticky bit)
MMU 1 SEU	One Single Event Upset has been detected in the state machine that controls the buffers of the Data Memory (sticky bit)
MMU 2 SEU	Two Single Event Upsets have been detected in the state machine that controls the buffers of the Data Memory
INT 1 SEU	One Single Event Upset has been detected in the state machine that controls the interface to the external bus (sticky bit)
INT 2 SEU	Two Single Event Upsets have been detected in the state machine that controls the interface to the external bus (sticky bit)
RDO Error	A readout command has been received when there was nothing to read out. (sticky bit)

Notes

- Single Event Upsets (SEU) will only occur in the presence of radiation. If a SEU happens, the affected state machine will recover automatically. If a double SEU is detected, the corresponding state machine has interrupted its logical sequence and gone to idle state. The chip must therefore be reset when possible.
- All of the error bits are sticky, that is, they remain in the "1" state after they are set. The error bits are reset when the chip is reset or powered off or the ERCLR command is issued.
- When running in 4-buffer mode, the Write Pointer and Read Pointer can only take the values 0, 2, 4 or 6. In the 8-buffer mode, they take all values between 0 and 7.
- The number of remaining buffers ranges from 0 to 4 in the 4-buffer mode and from 0 to 8 in the 8-buffer mode.
- Valid instructions can produce an instruction error if they are issued in the wrong mode (e.g. broadcasting a register read, or writing a read-only register)



When the FULL flag is set, any further L1 or L2 triggers will be ignored. The Readout Controller Unit must take care of filtering the triggers and avoiding this situation. Nevertheless, if a lost L1 trigger was to be identified, the user can check the value of the Trigger Counter Register (TRCNT).



Chip Address and Event Length

Instruction Code	11 h
Width	16
Register Type	Channel Local
Access Type	Read Only
Allow Broadcast	No

Instruction Coding

39	38	37	36	29	28	25	24		20
PAR	BCAST	0	CHIP ADDRESS		CHANNE	EL ADDRESS		11	

19		16	15	8	7		0
	Х		HADD	I		EVL	

Description

Parameter	Description	Range
EVL	Length (in 40-bit words) of the last event stored in the data memory	0 – FF
HADD	Hard-wired Chip Address (fixed through pins HADD [70])	0 – FF

Notes

• EVL provides the event length of the last stored event. It is updated after each L2 accept command (WPINC). Note that, if the zero suppression is enabled, EVL might have a different value for each channel.



Trigger Counter

Instruction Code	12 h
Width	16
Register Type	Global
Access Type	Read Only
Allow Broadcast	No

Instruction Coding

39	38	37	36	29	28	25	24	20
PAR	BCAST	0	CHIP ADDRESS			x	12	

19	16 15	8 7	0
X		TRCNT	

Description

Parameter	Description	Range
TRCNT	Number of L1 triggers received	0 – FFFF

Notes

• This counter is set to 0 when the chip is reset or when the command TRCLR is issued. The count includes also the triggers that are ignored when the memory is full.

WPINC

Write Pointer Increment

Instruction Code	18 h
Command Type	Global
Allow Broadcast	Yes

Instruction Coding

39	38	37	36		29	28	25	24		20
PAR	BCAST	0		CHIP ADDRESS			х		18	
19										0
	X or Z									

Description

This command is equivalent to the Level 2 Trigger Accept. The effect of this command is to freeze in one of the buffers of the data memory the data taken after the last Level 1 Trigger. This is done by increasing the Write Pointer that points to the memory position where data is to be written when a L1 is received.

Notes



WPINC must be issued only after the acquisition of the event is achieved. Data will be corrupted and not retrievable if the WPINC is issued while the chip is still recording data. Refer to Chapter 4 for timing specifications.



If an event is to be kept in memory, the WPINC command must be issued before the next L1 trigger arrives.

RPINC

Read Pointer Increment

Instruction Code	19 h
Command Type	Global
Allow Broadcast	Yes

Instruction Coding



Description

This command releases a buffer of the Data Memory, making it available for writing new data. Buffers are used and released on a FIFO basis, therefore this command will free the first (read or unread) buffer.

Notes



RPINC is intended to be issued after the readout of all the channels has been done. Once the command is executed, there is no way to recover the data stored in the released buffer.



Channel Readout

Instruction Code	1A h
Command Type	Per Channel
Allow Broadcast	No

Instruction Coding

39	38	37	36	29	28	25	24		20
PAR	BCAST	0	CHIP ADDRESS		CHANNE	EL ADDRESS		1A	

19		0
	X or Z	

Description

This command produces the readout of the specified channel. The readout starts immediately after the command is acknowledged. During the readout, the ALTRO becomes the owner of the bus.

Notes



After CHRDO is acknowledged, the RCU should not issue any further instructions and must wait for the TRSF line to go low.



The readout may be interrupted if a L1 trigger is received on its dedicated line. Therefore, the RCU must wait for the completion of the acquisition and then continue to store the readout.

SWTRG

Software Trigger

Instruction Code	1B h
Command Type	Global
Allow Broadcast	Yes

Instruction Coding



19		0
	X or Z	

Description

This command sends a Level 1 trigger to the processing chain of the chip. It is entirely equivalent to the dedicated L1 line, except that the timing depends on both the readout and the sampling clocks.

Notes

This command is provided for testing purposes. In normal operation mode, the dedicated L1 line should be used.

TRCLR

Clear Trigger Counter

Instruction Code	1C h
Command Type	Global
Allow Broadcast	Yes

Instruction Coding

39	38	37	36	29	28 25	24	20
PAR	BCAST	0	CHIP ADDRESS		x	1C	

19		0
	X or Z	

Description

This command sets the trigger counter (TRCNT) to 0.

Notes

ERCLR

Clear Error Register

Instruction Code	1D h
Command Type	Global
Allow Broadcast	Yes

Instruction Coding



19		0
	X or Z	

Description

This command resets the sticky bits of the Status and Error Register (ERSTR)

Notes

2.5 Registers set

A set of 16 addressable sets of Configuration/Status Registers (CSR) allows the access to the ALTRO's configuration, status and memories. Out of these registers, 13 can be accessed in WRITE and READ mode, the remaining 3 only in READ mode. To define the mode there is an additional, WRITE line. The access mode for all the registers are given in the forth column of the tables 2.3 and 2.4. Hereafter a detailed description of the information stored in the CSR's is given.

- 1) K1, K2, K3, L1, L2, L3 (Digital Filter Coefficients <u>per Channel</u>). There is a set of 6 16bit registers for each channel independently. The Ki correspond to the poles of each stage of the tail Cancellation Filter and the Li are similarly the zeros of the Filter. A broadcast of the Coefficients will give the same Tail Cancellation Filter settings to all the channels and indeed all the ALTROs.
- 2) VFPED (Fixed Pedestal <u>per Channel</u>). Variable and Fixed Pedestal used in the baseline unit (First baseline correction unit). If the correct mode is used, the input signal coming from the ADC will be subtracted to FPD or VPD. Both are coded in 10bit each. The variable pedestal can only be read, the fixed one can be both read and written.
- 3) PMDTA (Pedestal Memory Data <u>per Channel</u>). Data to be stored in the Pedestal Memory of each one of the 16 channels. The memories are cuts of 1Kx10bit and can be used in different modes, see register DPCFG.
- 4) ADEVL (Chip address and Event Length <u>Read only</u>). The 8bit channel address can be read from AD[15-8]. The Event Length for a given channel is coded in the lower 8 bit of the address space.
- 5) ZSTHR (Offset and relative threshold of the Zero Suppression <u>Global</u>). The Offset (higher 10bit) enables the signal to sit in a higher baseline so that negative variations can be seen. The samples below the threshold (lower10bit) are suppressed. This register has a direct influence on the amount of data transmitted and the number of samples / event stored in the memory.
- 6) BCTHR (Double threshold of the Moving Average Filter <u>Global</u>). The higher 10bit correspond to the upper threshold and the lower 10bit to the bottom threshold. The range in between these two levels is indeed an estimation of where the baseline really is. The average baseline is calculated whenever the input signal lies in that range.
- 7) TRCFG (Trigger delay and Number of Samples /Event <u>Global</u>). The higher 10bit code for the trigger delay. The delay between the global trigger and the arrival of data to the pads depends on the position of the pads themselves in the chamber. For specific chips the delay can be adjusted in order to compensate for this. NS/E codes the number of samples / event to be processed and it ranges from 0 to 1000.
- 8) DPCFG (Datapath configuration register <u>Global</u>) Register containing configuration parameters for the BSU, MAU and ZSU. Table 2.5 shows in detail the function of each bit.



Table 2.5. Dpcfg register details.

- **9) ZSU_CFG**. It contains the configuration for the zero suppression circuit. The most significant bit enables the zero suppression. The subsequent 4 bits set the number of pre-samples and the number of the post-samples. The last 2 bit set the minimum number of consecutive samples above the threshold to consider it to be a cluster. This Seq. Mask ranges from 0 to 3.
- **10) MAU_CFG**. The MSB enables the moving average filter according to the post samples and pre samples set in bits 10 to 7 and 6 to 5 respectively.
- **11) BSU_CFG**. The MSB of the BSU_CFG is used to select the polarity of the input; it is 0 if the input is positive and 1 if negative. The BSU Mode sub register is shown in table 2.6.
- 12) BFNPT (Buffer Number and Pre-trigger number <u>Global</u>). Miscellaneous cancellation filter is disabled when there is no event to process, i.e. in between triggers. There also a 1bit-register that enables (bit = 1) or disables (bit = 0) the filter regardless of the arrival of the triggers. The following bit sets the option for the number of buffers in the data memories (4 buffers -> Nb Buff = 0, 8 buffers -> Nb Buff = 1). The final 4 bit set the number of samples to process before the arrival of the trigger. Owing to its internal pipeline, the chip always holds simultaneously 14 consecutive samples. This feature gives the possibility to process samples that anticipate the trigger. The number of the pre-trigger samples can vary between 0 and 14. The value 15 in the register corresponds to 14 pre-trigger samples. Table 2.7 summarizes the BFNPT register.

6	5	4	3	0
Power Save	Filter Enable	Nb. Buffers	Pretrigger	



13) ERSTR (Error Register and status register – <u>Read only</u>). It contains 8 bit for coding errors in the circuit: Readout error, single and double event upsets (SEU) in the MMU and Interface modules, trigger overlap and instruction error. This last error embraces the cases of writing or reading in the wrong or non-existent address. The lower 12 bits give information on the state of the multi-event buffer: empty, full, remaining buffers and the position of the Read and Write pointers. Table 2.8 summarizes the error and status register.

19	18	17	16	15
RDO Error	Int. 2 SEU	Int. 1 SEU	MMU 2 SEU	MMU 1 SEU

14			13		12			
Trigger Overlap		Inst	Instruction Error		Parity Error			
11	10	9	6	5	3	2	0	
EMPTY	FULL	Remaining Buffers Writ		Write	e Pointer Read F		d Pointer	
Table 2.8. ERSTR register details.								

- **14) TRCNT (Trigger Counter <u>Read only</u>).** The 16 lower bits code the number of level 1 triggers received by the ALTRO chip.
- **15) PMADD (Pedestal Memory Address <u>per Channel</u>). It contains the value of the** *pedestal memory* **address.**

2.6 Command Set

The ALTRO chip recognizes a set of 6 commands. Two of them, WPINC and RPINC, are used to increase the multi event buffer read and write pointers; the following 4 commands control the operation of internal finite state machines in normal and broadcast mode. The ALTRO chip acknowledges the execution of any command except when the broadcast option is used.

The instruction cycle takes place between a *Control Unit* (MASTER) and the ALTRO chip (SLAVE). A special case is represented by the data readout procedure, activated by the CHRDO instruction, where the ALTRO acts as MASTER and the *Control Unit* as SLAVE.

The protocol and the timing of the signals for the execution of an *instruction* are graphically depicted in figs. 2.1 and 2.2.

Hereafter follows a short description of the ALTRO Commands.

- WPINC (Increase the Write pointer). This command corresponds to a PUSH instruction in a circular buffer of the multi event memory.
- RPINC (Increase the Read pointer). This command corresponds to a POP instruction in a circular buffer of the multi event memory.
- CHRDO (Channel Readout). As it is shown in Fig. 2.1, a few cycles after the command has been issued, the ALTRO asserts the TRANSFER signal and then starts to transfer the 40-bit words, each one being validated by the DSTB signal.
- SWTRG (Software Trigger). The RCU (Readout Control Unit) issues a trigger that is interpreted by the ALTRO as a level 1 trigger. This command is used only for test purposes.
- TRCLR (Trigger Counter Clear). This Command resets the TRCFG register.
- ERCLR (Error Clear). This Command resets the higher 8 bits of the ERSTR register, i.e. the Error register.

2.7 Control Protocol

Basic Protocol

The ALTRO protocol is asynchronous for all the operations except the *readout*. When an instruction is issued, the $\overrightarrow{\text{CSTB}}$ line must be held low until the ALTRO asserts the line $\overrightarrow{\text{ACK}}$. $\overrightarrow{\text{ACK}}$ keeps low until $\overrightarrow{\text{CSTB}}$ is de-asserted. In principle, data and control lines can be asserted at any time, although it is recommended to keep some distance from the rising edges of the readout clock to avoid metastability problems.

Write Instructions

A write instruction may or may not require an argument. When no argument is required, the instruction is called a command, and only the bits [39:20] of the bi-directional bus are driven, the rest being left in high impedance. When an argument is to be supplied, this is placed in the lower [19:0] bits of the bi-directional bus. This difference, however, does not affect the timing of the signals.

Basic timing. The $\overline{\text{WRITE}}$ and $\overline{\text{CSTB}}$ lines must be held low until $\overline{\text{ACK}}$ is asserted. Data lines must be valid during the assertion of $\overline{\text{CSTB}}$.

Relaxed timing. The set-up time for \overrightarrow{CSTB} can be zero. The write cycle starts on the rising edge of RDOCLK, on which \overrightarrow{CSTB} is sampled low. The \overrightarrow{WRITE} line and the data lines must be valid at least 2 ns before the next rising clock edge, and kept valid for at least one complete clock cycle. \overrightarrow{CSTB} must be asserted for at least 2 complete clock cycles. If \overrightarrow{CSTB} is removed before \overrightarrow{ACK} is asserted, the duration of \overrightarrow{ACK} will be only one clock cycle. The chip is ready for a new instruction one-clock cycle after \overrightarrow{ACK} is high.

For the ALTRO chip, all write instructions except the readout command involve an internal transaction at the SCLK speed. Therefore, the duration of an instruction (from $\overline{\text{CSTB}}$ asserted to $\overline{\text{ACK}}$ de-asserted) will depend on the frequency of the SCLK. If no SCLK is supplied to the chip, the command will never be accomplished and the interface will remain blocked.



Figure 2.1. Write Instruction Chronogram

Read Instructions

During a read instruction, the master must drive the upper half of the data bus (bits 39 to 20) and leave the lower half in high impedance. The chip will drive the lower part to return the value. All the 20 bits will be driven; therefore, if the value to be returned is less than 20 bits wide, the remaining bits will be set to 0.

Basic timing. The $\overrightarrow{\text{CSTB}}$ line must be held low and the $\overrightarrow{\text{WRITE}}$ line high until $\overrightarrow{\text{ACK}}$ is asserted. The upper data lines must be valid during the assertion of $\overrightarrow{\text{CSTB}}$. The output data will be valid during the assertion of $\overrightarrow{\text{ACK}}$. One clock cycle following the deassertion of $\overrightarrow{\text{ACK}}$ the lower part of the data bus will be in high impedance.



Figure 2.2. Read Instruction Chronogram

Relaxed timing. The set-up time for \overrightarrow{CSTB} can be zero. The read cycle starts on the rising edge on which \overrightarrow{CSTB} is sampled low. The \overrightarrow{WRITE} line and the data lines must be valid at least 2 ns before the next rising clock edge, and kept valid for at least one complete clock cycle. \overrightarrow{CSTB} must be asserted for at least 2 complete clock cycles. If \overrightarrow{CSTB} is removed before \overrightarrow{ACK} is asserted, the duration of \overrightarrow{ACK} will be only one clock cycle, but output data will be available also just one cycle. Deferring the de-assertion of \overrightarrow{CSTB} allows extending the time of valid output data. The chip is ready for a new command one-clock cycle after \overrightarrow{ACK} is high.

Readout Command

The data dump takes place immediately after the acknowledging of the readout command. The execution of this command does not involve the SCLK at all, therefore the timing if fixed relative to the readout clock. Fig. 2.3 sketches the timings for the Readout command.

Basic timing. The $\overrightarrow{\text{CSTB}}$ and $\overrightarrow{\text{WRITE}}$ lines must be held low until $\overrightarrow{\text{ACK}}$ is asserted. The upper data lines must be valid during the assertion of $\overrightarrow{\text{CSTB}}$. Three clock cycles after the de-assertion of $\overrightarrow{\text{ACK}}$ the chip will start driving the 40 data lines. On the following clock cycle, $\overrightarrow{\text{TRSF}}$ will be asserted and output data will be valid on each falling edge of $\overrightarrow{\text{DSTB}}$. One clock cycle after the de-assertion of $\overrightarrow{\text{TRSF}}$ the data bus will be in high impedance.



Figure 2.3 Readout chronogram

Relaxed timing. The set-up time for $\overrightarrow{\text{CSTB}}$ can be zero. The command cycle starts on the rising edge on which $\overrightarrow{\text{CSTB}}$ is sampled low. The $\overrightarrow{\text{WRITE}}$ line and the AD[39:20] lines must be valid at least 2 ns before the next rising clock edge, and kept valid for at least one complete clock cycle. $\overrightarrow{\text{CSTB}}$ must be asserted for at least 2 complete clock cycles. If $\overrightarrow{\text{CSTB}}$ is removed before $\overrightarrow{\text{ACK}}$ is asserted, the duration of $\overrightarrow{\text{ACK}}$ will be only one clock cycle. Three clock cycles after the de-assertion of $\overrightarrow{\text{ACK}}$ the chip will start driving the 40 data lines. On the following clock cycle, $\overrightarrow{\text{TRSF}}$ will be asserted and output data will be valid on each falling edge of $\overrightarrow{\text{DSTB}}$. One clock cycle after the de-assertion of $\overrightarrow{\text{TRSF}}$ the data bus will be in high impedance.

Broadcast instructions

As we have seen, the chip is controlled by a set of 6 *commands* and Read and Write Registers operations. In general a *command* is issued by the *Control Unit* and executed by a single ALTRO chip (single chip cycle); however, the writing in a register and send an instruction, can be executed by several ALTROs simultaneously (broadcast cycle). The BROADCAST *instructions*, which are executed by several ALTROs concurrently, are not acknowledged and are enabled by setting the bit AD[38] to '1' when sending an *instruction*. The RCU waits a sufficient amount of time to all the ALTROs execute the *instruction*. Not all instructions are allowed in broadcast mode; tables 2.3 and 2.4 show which ones can be transmitted to all the ALTROs.

2.8 Modes of Use and Operation

There are two modes of operation: Test Mode and Run Mode. The line TMS controls the mode: TMS=0 Test Mode, TMS=1 Run Mode. The Run Mode can be divided in different and non-overlapping phases: Configuration, Processing and Readout. The chip can be in a standby state, where none of these phases are active.

- Test Mode.
 - This Mode corresponds to the test of the ADC. The output of 4 ADCs is the bi-directional bus BD [39:0]. There are two selection lines ADCADD0 and ADCADD1 that chose which set of 4 ADCs among the 16 would be at the output.
- Run Mode.
 - **Configuration Phase.** Before running the chip, it should be configured and the correct parameters should be set. Some parameters are global and the broadcast option can be used (ex: Number of buffers). Others should be tuned channel by channel depending on the shape of the input signal (ex: Filter coefficients), position of the pad in the chamber (ex: Number of samples per event), or user choices as the number of buffers. In practical terms, this phase consists of writing and reading configuration registers. This step is fundamental to insure a good and effective functioning of the chip. The default parameters enable the user to run the chip with the minimal options.
 - **Processing Phase.** On the aftermath of the issue of the trigger, the data processing chain receives data from the ADC, processes it and saves it in the data memory. This phase starts with a trigger and ends by itself after counting the Number of samples per event given in the register NS/E. Typically it lasts 88□s. It is the phase of peak power consumption even if it runs mostly on 10MHz (SCLK).
 - Readout Phase. After one or more level 1 (LVL1) and level 2 (LVL2) triggers were acknowledged, the content of the data memories should be read. By sending a CHRDO instruction to a specific channel of a specific chip, the content of that buffer is read through the full bidirectional bus AD[39:0] at RCLK. It is the only moment when the ALTRO is the master of the bus. Typically it lasts around 10 □s and it stops when the event stored in the data memory of the specified channel is fully read. If a trigger occurs during this phase, the ALTRO stops the Readout, gets into the Processing Phase until it is finished and returns to complete the Readout. The MMU module manages this process and it is transparent to the user.



Circuit Description

3.1 Introduction

As it is mentioned in Chapter 1, the ALTRO chip is composed of several circuits dedicated to the digitalisation and processing of signals for the readout of trigger related data. It contains (fig 3.1) 16 A/C converters (ADC Block 0/1), a set of configuration and status registers (register block), interface (interface) and control logic (pedestal memory, data memory and trigger manager), and a basic channel structure (fig 1.1), which is replicated 16 times (16 CHROL),



Figure 3.1. ALTRO chip block diagram.

Other main feature of the chip is the protection against the radiation effects (Single Events) of the most important state machines. This protection is based on self-detecting and correcting codes.

The purpose of this chapter is to give a short description of the most relevant circuits that are integrated in the ALTRO chip. Most of the circuits presented in this section are functionally described in Chapter 1.

3.2 Analog to digital conversion circuit

The A/D converter is a 10-bit, up to 25 Msps sampling frequency combining high performances and low power consumption.

It is based on a pipeline architecture, and consists of 9 internal stages in which the analog signal is fed and sequentially converted into digital data. Each of the 8 first stages consist of an A/D converter, a D/A converter, a sample and hold and a gain of 2 amplifier. The last stage is a comparator. To recover from the conversion delay, each resulting couple of LSB-MSB of different stages is shifted. An additional data correction stage completes the processing by recovering from the redundancy given in the previous stages. Finally, the data is outputted through digital buffers (fig 3.2).

Each block of 8 A/C converters has an internal reference. It is possible to use an external reference voltage instead of the internal one (VREFP, VREFM). The power consumption can be optimised according to the sampling frequency by placing a resistor between IPOL and the analog ground pin.



Figure 3.2. A/D converters block diagram.

3.3 Baseline Subtraction circuit

As it is shown in fig 3.3, the baseline subtraction circuit is based on a LUT (Pedestal Memory) of 1kx10 bits wide, the Autocal circuit, a set of multiplexers, which control the modes of operation (described in table 1.1) and a 10-bit adder.



Figure 3.3. Baseline Subtraction circuit.

A set of bits controls the circuit:

- b₀...b₄ control the modes of operation (control of the multiplexers). These bits are decoded from a Configuration Register (BSU Mode, DATAPATH_CFG Register).
- b₅ allows the user to control the polarity (1's complement) of the signal (Polarity, DATAPATH_CFG Register).
- b₆ allows the user to set the data path to zero in between events to avoid high activity in the Tail Cancellation Filter (Power Save, MISC_CFG register).

The pedestal memory is addressed either by the input data (sample) in Conversion mode or by an internal counter in Subtraction and Test mode (time).

The Autocal block estimates the value of the baseline when the gate is closed, and defines the self-calibrated subtraction mode. This circuit calculates the cumulative average of the baseline and subtracts the value to the input samples as it is shown in fig 3.4. The baseline estimated (vpd) is available in a configuration register. The twx signal is set when the system is in processing mode (gate open), and therefore controls the window time to calculate the baseline.





The transfer function of the Autocal circuit in the Z domain is:

$$H(z) = \frac{1 - z^{-1}}{1 - 0.5 z^{-1}}$$

The Baseline Subtraction circuit is control by the Pedestal Memory Manager (fig 3.1).

3.4 Tail Cancellation Filter circuit



Figure 3.5. Tail Cancellation Filter architecture.

The architecture of the Tail Cancellation filter is implemented as 3 first order IIR digital filters in cascade as it is shown in the picture above. Each stage of the filter is controlled by means of 2 coefficients (L_i and K_i), which are programmed independently.

This implementation corresponds to the function in the Z domain:

$$F(z) = \frac{1 + L_1 z^{-1}}{1 - K_1 z^{-1}} \cdot \frac{1 + L_2 z^{-1}}{1 - K_2 z^{-1}} \cdot \frac{1 + L_3 z^{-1}}{1 - K_3 z^{-1}} \qquad \forall \ 0 \le K_i, L_i < 1$$

The input and output of the filter is in 11-bit 2's complement format. The filters use 18-bit fix point format to reach a higher accuracy.

3.5 Adaptive Baseline Correction circuit

The Active Baseline Correction circuit is integrated in the data path. This circuit has two main blocks, a double threshold scheme and a moving average filter (fig 3.6).

The double threshold scheme is composed of two comparators and two adders. The value of the thresholds follows the baseline by adding the output value of the moving average filter. It is important to remark that this added value corresponds to the one calculated for a sample 4 cycles before, this allows to have post-samples and presamples in the generation of the exclusion window (fig 1.5). This circuit enables the moving average filter, and therefore determines the window for the adaptive baseline correction.

The input signal is converted to an unsigned signal by adding 1024, this simplifies the architecture of the moving average filter.



Figure 3.6. Adaptive Baseline Correction circuit.

At the output, the signal is clipped to a range between 0 and 1023. The values above zero are set to 0. The offset can be useful to keep the information above 0, which is lost when clipping.

When the input signal is out of the margin given by the double threshold, the value given for the moving average filter is frozen.

The Moving Average Filter is based on a FIR system. The function of the filter, for 8 following samples, in the Z domain is given by the following formula:

$$F(z) = z^{-1} \left[1 - \frac{1}{8} \left(1 + z^{-1} + z^{-2} + z^{-3} + z^{-4} + z^{-5} + z^{-6} + z^{-7} \right) \right]$$

The circuit implemented (fig 3.7) is a recursive realisation of the FIR system described above.



Figure 3.7. Moving Average Filter circuit.

The block >>3 performs a 3 bit right shift, which is equivalent to 1/8 term in the above equation.

3.6 Zero Suppression circuit

The Zero Suppression circuit is based on a fix threshold to generate a flag signal, which is aligned with the data by using a pipeline of 11 clock cycles. This is the same number of delay cycles introduced by the blocks implicated in the generation of the flag, the glitch filter, the pre-sample and post-samples circuit and the cluster merger (fig 3.8).

The data is in a 10-bit unsigned format.



Figure 3.8. Zero Suppression circuit.

3.7 Data Format circuit

The Data Format circuit is composed of two main circuits: Data Format A and Data Format B circuits. In the former circuit, the timing information and the number of samples per cluster are added. In the latter circuit all the information is packed in 40-bit words and the trailer added with additional information.

The Data Format A block corresponds in fig 3.9 to the logic controlled by the Control A finite state machine. This state machine controls the insertion of the time stamp and the number of 10-bit words in each cluster (cluster length cnt). The samples in a cluster are validated by the flag and twx signal.

The Control B finite state machine controls the Data Format B block. The state machine controls the placement of 10-bit data words to complete the new 40-bit data words, with the possibility of adding a pattern (2AA hexadecimal) when needed. It also controls the insertion of the trailer word. The event length counter calculates the total number of 10-bit word in the 40-bit data packet. This value is a part, with the hardware and channel address, of the trailer word. A pattern (A hexadecimal) fills the unused bits of the trailer word.



Figure 3.9. Data Format circuit.

3.8 Multi-Event Buffer circuit

The Multi-Event Buffer circuit contains the readout memory and the auxiliary memory (fig 3.9).

The rd_pt and wr_pt signals are related to the signals LVL2 and LVL2 trigger respectively and give the first address of the buffer to readout or to write. In combination with this information, two counters address the readout memory (in read mode the counter is contained in the Data Memory Manager, see fig 3.1). When an event has been processed and store in the memory, the cnt8 contains the 40-bit word length of each processed event. Every time there is a L1 trigger signal, the write counter is reset and ready to start the counting of the new event.

The auxiliary memory is a circular FIFO, which stores the length of the events associated to a LVL2 trigger (enable of the FIFO). This information is needed to readout the events. The output multiplexer of the FIFO allows the user to access the event length information from the outside.



Figure 3.9. Multi-Event Buffer circuit.

In fig 3.10 is shown the possible values of the pointer for the two possible modes of use of the readout memory, 4 and 8 buffers. The pointer value corresponds to the three most significant bits of the memory address.



Figure 3.10. Multi-Event buffer structure.





The above figure shows the Multi-Event Buffer operation and pointer management, and the trigger handling. When a LVL1 signal is receive (1-2), the data is stored in the memory (2), but it must be validated by a LVL2 signal (2-3). A CHRDO command is needed to read the data (5-6), but to free the buffer it is necessary an extra command, RPINC (6-7). It is also possible to discard data even when it was validated using the RPINC command (10-11).

3.9 Hamming State Machines

The most important state machines of the ALTRO chip, the Memory Management State Machine and the Interface State Machine, are protected against the radiation effects, as Single Event Upset (SEU) effects. These effects can cause an erroneous behaviour on the circuit state and therefore on the outputs.

The methodology adopted is base on a constant Hamming distance between the present and next state assignments. The symbols to code the states are based on a single error correcting code, that implies to add at the minimum code applied at the state machine a number of additional bits.

The Hamming State Machines are conceived as a normal state machine, taking into account all the possible states given for the encoding, but there are three types of states (fig 3.11):

- Coding states. The symbols used to code these states are considered free of error and are used to codify the states. The Hamming distance in between these symbols is three.
- Derived states. The symbols used are considered erroneous. Each group of derived states is associated with the related coding state that has a Hamming distance of one. A group of derive states is an image of their related coding state.
- Abort states. Those symbols are also considered erroneous, but the Hamming distance from a coding state is two. These states are not associated to a coding state.



Figure 3.11. Hamming State Machine principles.

The state machines are protected against effects of one bit (bit-flip), which affects the memory cells. As it is shown in the above figure, a single bit-flip in a coding state makes the state machine jump to a derived state associated to this coding state (halo of derive states). No cycle is lost since the recovery can be done even changing state. If there is

no need of changing state, the related coding state is recovered. The recovery takes always place in the next rise edge of the clock.

If there is a double bit-flip, the Hamming State Machine can fail, because the jump can be done to a halo of the other coding state, or to an abort state, in the latter case, the sequence is aborted and the state machine goes to idle state.

The status of the Hamming State Machines is reported in a Status Register, there are two types of status bits:

- Error, if there is a transition to a derived state.
- Abort, if there is a transition to an abort state and the sequence of the machine is stopped and set to the idle state.



Physical Description

4.1 Introduction

This section describes the technical details that are directly related to the physical implementation of the chip: layout, timing and electrical specifications and packaging.

The ALTRO-16 chip is manufactured in the ST 0.25 μ technology operating at 2.5 V. The reason for using this technology is directly related to the choice of the ST TSA 1001 as the ADC to be integrated with the digital logic. The logic must therefore be in the same feature size as the ADC and eventually run at the same voltage to simplify the design.

The integration of the ADC imposes certain restrictions to the layout and the pinout of the chip in order to guarantee a good performance in terms of noise and conversion reliability. This has a direct impact on the PCB design, which must observe certain rules in the routing of the analogue lines and the splitting of the ground planes.

Also the pinout of the digital part is optimised to allow the connection of 8 ALTROs to the same bus without increasing dramatically the complexity of the PCB, a factor that affects price and yield.

4.2 Timing Specifications

4.2.1 Analog to Digital converter

Special attention must be paid to the duty cycle of the ADC sampling clock. Proper functioning is only guaranteed in a narrow band around 50%. Therefore, the distribution of the sampling clock on the board and on the backplane must be designed carefully to avoid undesired effects leading to modifications in the duty cycle.

The distribution of the clock inside the chip is such that the signal will reach the ADC first and the digital logic some 600 ps later, as shown in figure x. This artefact allows for a cleaner noise environment during the aperture time of the ADC, since all the digital noise derived from gate switching will occur when the clock reaches the flip flops.

The clock signal is first split in two clock trees, one for the digital logic and another for the ADCs. The two signals are brought to the centre of the chip, from where they are

distributed to all the cells. This strategy minimises the skew. The ADC clock is again split in two branches to supply the two ADC blocks on each side. The signals are manually routed to guarantee a difference between arrivals of less than 1.3 ps. The digital clock tree starts from the centre and splits in several levels to reach all the flip-flops and the memories. Inside the ADC macro, the clock tree is passive, therefore requiring a strong driver at the input.



Figure x. ADC clock distribution inside the chip.

Timing Characteristics

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Fs	Sampling Frequency		0.5	10	25	MHz
DC	Sampling Clock Duty Cycle		45	50	55	%
PW _H	Minimum Pulse Width (High)		18	20		ns
PWL	Minimum PUlse Width (Low)		18	20		ns
As it was stated before, the ALTRO chip works on two clocks: one lower frequency clock for the ADC and the processing chain (SCLK) and another higher frequency clock for the bus interface and the readout (RCLK).

In order to reduce the noise induced in the ADCs by the switching of the gates, as much of the logic as possible works on the sampling clock (SCLK). A special arrangement of the layout allows the ADCs to perform the conversion before the clock edge reaches the digital logic.

A much smaller part of the logic works on the readout clock (RCLK). This concerns mainly the interface to the data bus and some memory control logic. Instructions are issued by the Readout Controller Unit (RCU) based on the readout clock. The ALTRO decodes the instruction and launches its execution based on the sampling clock, finally acknowledging it back on the data bus with the readout clock. Only the readout instruction executes without the intervention of the sampling clock.

The price to pay is that the execution speed of the instructions depends on the frequency of the sampling clock. Moreover, if there is no sampling clock supplied to the chip, the execution of the command will never be achieved, and the interface will remain blocked.

In the following paragraphs, the clock signal involved by default is the readout clock, unless otherwise stated.

The Asynchronous Handshake Protocol

All the instructions of the ALTRO are transmitted using a very simple protocol based on three control lines: Command Strobe ($\overline{\text{CSTB}}$), Write ($\overline{\text{WRITE}}$) and Acknowledge ($\overline{\text{ACKN}}$).

The transaction is paced with the handshake of $\overline{\text{CSTB}}$ and $\overline{\text{ACKN}}$. The RCU holds the $\overline{\text{CSTB}}$ line low until the ALTRO asserts the $\overline{\text{ACKN}}$ line. $\overline{\text{ACKN}}$ stays low until $\overline{\text{CSTB}}$ is de-asserted. In principle, data and control lines can switch at any time, although it is recommended to keep some distance from the rising edge of the clock to avoid metastability problems.

For any type of instruction, the upper bits of the bi-directional bus (39:20) must contain the addressing of the chip and the instruction code, as shown in the table below:

39	38	37	36	29	28	25	24	20
Parity	BCAST	BC/AL	Chip	Address	Channe	el Address	Instru	ction Code

The description of each field is presented in section 2.2.

Register Write Instructions

When writing a register, the bits 39:20 of the bi-directional bus must contain the address and the instruction code. The argument is placed in the lower 19:0 bits of the bus.

Basic timing. The $\overline{\text{WRITE}}$ and $\overline{\text{CSTB}}$ lines must be held low until $\overline{\text{ACKN}}$ is asserted. Data lines must be valid during the assertion of $\overline{\text{CSTB}}$.

Relaxed timing. The set-up time for \overrightarrow{CSTB} can be zero. The write cycle starts on the rising edge on which \overrightarrow{CSTB} is sampled low. The \overrightarrow{WRITE} line and the data lines must be valid at least 2 ns before the next rising clock edge, and kept valid for at least one complete clock cycle. \overrightarrow{CSTB} must be asserted for at least 2 complete clock cycles. If \overrightarrow{CSTB} is removed before \overrightarrow{ACKN} is asserted, the duration of \overrightarrow{ACKN} will be only one clock cycle. The chip is ready for a new command 1 clock cycle after \overrightarrow{ACKN} is high.

All write instructions and commands except the readout command involve an internal transaction at the ADC clock speed. Therefore, the duration of a command (from $\overline{\text{CSTB}}$ asserted to $\overline{\text{ACKN}}$ de-asserted) will depend on the frequency of the ADC clock. If no ADC clock is supplied to the chip, the command will never be accomplished and the interface will remain blocked.



Figure x. Write Instruction Chronogram

Register Read Instructions

During a read instruction, the master must drive the upper half of the data bus (bits 39 to 20) and leave the lower half in high impedance. The chip will drive the lower part to return the value. All the 20 bits will be driven; therefore, if the value to be returned is less than 20 bits wide, the remaining bits will be set to 0.

Basic timing. The $\overline{\text{CSTB}}$ line must be held low and the $\overline{\text{WRITE}}$ line high until $\overline{\text{ACKN}}$ is asserted. The upper data lines must be valid during the assertion of $\overline{\text{CSTB}}$. The output data will be valid during the assertion of $\overline{\text{ACKN}}$. One clock cycle following the deassertion of $\overline{\text{ACKN}}$ the lower part of the data bus will be in high impedance.



Figure x. Read Instruction Chronogram

Relaxed timing. The set-up time for \overrightarrow{CSTB} can be zero. The read cycle starts on the rising edge on which \overrightarrow{CSTB} is sampled low. The \overrightarrow{WRITE} line and the data lines must be valid at least 2 ns before the next rising clock edge, and kept valid for at least one complete clock cycle. \overrightarrow{CSTB} must be asserted for at least 2 complete clock cycles. If \overrightarrow{CSTB} is removed before \overrightarrow{ACKN} is asserted, the duration of \overrightarrow{ACKN} will be only one clock cycle, but output data will be available also just one cycle. Deferring the de-assertion of \overrightarrow{CSTB} allows extending the time of valid output data. The chip is ready for a new command one clock cycle after \overrightarrow{ACKN} is high.

All write instructions and commands except the readout command involve an internal transaction at the ADC clock speed. Therefore, the duration of a command (from $\overline{\text{CSTB}}$ asserted to $\overline{\text{ACKN}}$ de-asserted) will depend on the frequency of the sampling clock. If no sampling clock is supplied to the chip, the command will never be accomplished and the interface will remain blocked.

Commands

A command is very similar to a register write operation, the only difference being that there is no argument to be transmitted in the lower 20 bits of the data bus. The RCU must only drive the upper 20 bits to supply the address and the command code.

Basic timing. The $\overline{\text{WRITE}}$ and $\overline{\text{CSTB}}$ lines must be held low until $\overline{\text{ACKN}}$ is asserted. Data lines must be valid during the assertion of $\overline{\text{CSTB}}$.

Relaxed timing. The set-up time for \overline{CSTB} can be zero. The write cycle starts on the rising edge on which \overline{CSTB} is sampled low. The \overline{WRITE} line and the data lines must be valid at least 2 ns before the next rising clock edge, and kept valid for at least one complete clock cycle. \overline{CSTB} must be asserted for at least 2 complete clock cycles. If

 $\overline{\text{CSTB}}$ is removed before $\overline{\text{ACKN}}$ is asserted, the duration of $\overline{\text{ACKN}}$ will be only one clock cycle. The chip is ready for a new command 1 clock cycle after $\overline{\text{ACKN}}$ is high.



Figure x. Command chronogram

Readout

The dumping of the data memory, commonly named readout, is the only operation that is executed synchronously. During the readout the ALTRO becomes master of the bus and no other operation can take place in between.

The readout is initiated by the RCU sending the readout command to the chip. This is done using the asynchronous protocol, like for any other instruction. A few clock cycles after the acknowledging of the readout command the ALTRO asserts the $\overline{\text{TRSF}}$ line to indicate that it has the control of the bus, and the data dump starts one clock cycle later.

The execution of this command does not involve the sampling clock at all, therefore the timing if fixed relative to the readout clock.

Basic timing. The CSTB and WRITE lines must be held low until ACKN is asserted. The upper data lines must be valid during the assertion of \overline{CSTB} . Three clock cycles after the de-assertion of ACKN the chip will start driving the 40 data lines. On the following clock cycle, TRSF will be asserted and output data will be valid on each falling edge of DSTB. One clock cycle after the de-assertion of TRSF the data bus will be in high impedance.

Relaxed timing. The set-up time for $\overrightarrow{\text{CSTB}}$ can be zero. The command cycle starts on the rising edge on which $\overrightarrow{\text{CSTB}}$ is sampled low. The $\overrightarrow{\text{WRITE}}$ line and the BD[39:20] lines must be valid at least 2 ns before the next rising clock edge, and kept valid for at least one complete clock cycle. $\overrightarrow{\text{CSTB}}$ must be asserted for at least 2 complete clock cycles. If $\overrightarrow{\text{CSTB}}$ is removed before $\overrightarrow{\text{ACKN}}$ is asserted, the duration of $\overrightarrow{\text{ACKN}}$ will be only one clock cycle. Three clock cycles after the de-assertion of $\overrightarrow{\text{ACKN}}$ the chip will start driving the 40 data lines. On the following clock cycle, $\overrightarrow{\text{TRSF}}$ will be asserted and output data will be valid on each falling edge of $\overrightarrow{\text{DSTB}}$. One clock cycle after the de-assertion of $\overrightarrow{\text{TRSF}}$ the data bus will be in high impedance.



Figure x. Chronogram of the redout command.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
f _{RDO}	Readout clock frequency		_	40	50	MHz
T _{RDO}	Readout clock period		20	25	-	ns
T _{ADC}	ADC clock period		40	100	-	ns
t _{CHKL}	Clock high to ACKN low			6		ns
t _{СНКН}	Clock high to ACKN high			6.6		ns
t _{CHTL}	Clock high to TRSF low			6		ns
t _{CHTH}	Clock high to TRSF high			6.6		ns
t _{CHOL}	Clock high to Output Data low-Z			8		ns
t _{CHOV}	Clock high to Output Data valid			8		ns
t _{CHOZ}	Clock high to Output Data in high-Z			5.6		ns
t _{CHDH}	Clock high to DSTB high			6.4		ns
t _{CLDL}	Clock low to DSTB low			6		ns
t _{CHAEL}	Clock high to ACK_EN low			7.1		ns
t _{CHAEH}	Clock high to ACK_EN high			3.8		ns
t _{CHDEL}	Clock high to DOLO_EN low			7.4		ns
t _{CHDEH}	Clock high to DOLO_EN high			4.6		ns
t _{CHTEL}	Clock high to TRSF_EN low			7.4		ns
t _{СНТЕН}	Clock high to TRSF_EN high			4.6		ns
t _{STSU}	CSTB set-up time		0			ns
t _{STH}	CSTB hold time		2			ns
t _{SLAV}	CSTB low to Address valid		0	-	T _{RDO}	ns
t _{SLWV}	CSTB low to WRITE valid		0	-	T _{RDO}	ns
t _{KLSH}	ACKN low to CSTB high		0	-	-	ns
t _{STL}	CSTB active duration		$2 \times T_{RDO}$	_	-	ns
t _{WRSU}	WRITE set-up time		1.3			ns
t _{WRH}	WRITE hold time		0.5			ns
t _{ADSU}	Address set-up time		0.8			ns
t _{ADH}	Address hold time		1			ns
t _{L1L}	LVL1 active duration		2×T _{ADC}			ns
t _{L2L}	LVL2 active duration		2×T _{ADC}			ns
t _{RSL}	GRST active duration					ns

4.3 Electrical Specifications

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{DD}	Digital Supply Voltage		-0.5	-	3.3	V
VI	Digital Input Voltage		-0.5	-	V _{DD} +0.5	V
VIH	Digital Output Voltage		-0.5	-	V _{DD} +0.5	V

Absolute Maximum Ratings

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
VIL	Low Level Threshold			0.5·V _{DD}		V
VIH	High Level Threshold			$0.5 \cdot V_{DD}$		V
IL	Low Level Input Current	$V_I = 0 V$		< 1 nA	1	μΑ
IIН	High Level Input Current	$V_{\text{I}} = V_{\text{DD}}$		< 1 nA	1	μΑ
V _{OL}	Low Level Output Voltage	$I_{OL} = 100 \ \mu A$			0.2	V
V _{OH}	High Level Output Voltage	I_{OH} = -100 μ A	V _{DD} - 0.2			V
l _{oz}	Tri-state Output Leakage Current	$V_{O} = 0 V \text{ or } V_{DD}$		< 1 nA	1	μΑ
I _{PU}	Input Pull-Up Current	$V_I = 0 V$		-50		μΑ
I _{PD}	Input Pull-Down Current	$V_{I} = V_{DD}$		50		μΑ
R _{PU}	Equivalent Pull-Up Resistance	$V_I = 0 V$		50		kΩ
R _{PD}	Equivalent Pull-Down Resistance	$V_{I} = V_{DD}$		50		kΩ
I _{LATCHUP}	I/O Latch-up Current	$V_O < 0V, V_O > V_{DD}$	200			mA
V _{ESD}	ESD Protection	Leakage < 1 μA	2000			V

Digital I/O Electrical Characteristics

Recommended DC Operating Conditions

Symbo	Parameter	Test Condition	Min	Тур	Max	Unit
V _{SS}	Digital Ground		0	0	0	V
AV _{DD}	Analog Supply Voltage		2.25	2.5	2.7	V
AV _{SS}	Analog Ground		0	0	0	V

Symbo	Parameter	Test Condition	Min	Тур	Max	Unit
V _{IH}	Digital Input High Voltage		2.0	-	V _{DD} +0.2	V
VIL	Digital Input Low Voltage		-0.3	-	0.8	V
V _{SSUB}	Guard Ring Ground		?	0	?	V
V _{REFP}	Forced Top Voltage Reference		0.8	-	AV_{DD}	V
V _{REFM}	Forced Bottom Voltage Reference		0	0	1.0	V

Analog Inputs

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V _{IN} - V _{INB}	Full Scale Reference Voltage			2.0		V
I _{POL}	Analog Bias Current		25	50	70	μA
VICNM	Input Common Mode Voltage		0.48	0.57	0.65	V

Power Consumption

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
I _{CCA}	Analog Supply Current			192		mA
ICCD	Digital Supply Current	F _{ADC} =10 MHz	4	30	120	mA

ADC Performance

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
DW/	Angles Input Denduidth	$F_{S} = 25 \text{ MHz}$		100		MHz
DVV	Analog input Bandwidth	V _{in} full scale		100		
ERBW	Effective Resolution Bandwidth			60		MHz
OE	Offset Error		-40	1	40	mV
DNL	Differential Non Linearity		-0.7	±0.2	0.7	LSB
INL	Integral Non Linearity		-0.8	±0.3	0.8	LSB
SEDD	Spurious Free Dynamic Pango	F _{in} = 5 MHz		-80.5	-66	dB _c
SPDK	Spundus Free Dynamic Range	$F_{in} = 10 \text{ MHz}$		-76	-66	dBc

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
SNID	Signal to Noice Patio	$F_{in} = 5 MHz$	58	59.3		dB
SINK	Signal to Noise Ratio	F _{in} = 10 MHz	58	59.3		dB
	Total Harmonic Distortion	$F_{in} = 5 MHz$		-79.5	-63	dB
	Total Harmonic Distortion	$F_{in} = 10 \text{ MHz}$		-75	-63	dB
	Signal to Noise and Distortion Patie	$F_{in} = 5 MHz$	58	59		dB
SINAD		F _{in} = 10 MHz	58	59		dB
ENOR	Effoctive Number Of Rite	$F_{in} = 5 MHz$	9.5	9.7		bits
ENOB	Effective Number Of Bits	$F_{in} = 10 \text{ MHz}$	9.5	9.7		bits

4.4 Package Description and Pinout

The ALTRO-16 chip is packaged in a 176-pin Thin Quad Flat Pack (TQFP-176), with pin stubs spaced at a pitch of 0.5 mm (0.019"). The package body dimensions are $24 \times 24 \times 1.4$ mm. The cavity for the silicon die is 12×12 mm. A view of the part is shown below.

The benefits of using a classical SMD package are the soldering reliability and the manipulation simplicity.



Figure X. ALTRO chip package.

Much of the internal layout of the chip is reflected in the pinout distribution. As it will be shown in section 4.6, 8 ADCs are placed on the top side of the chip, while other 8 are in the bottom side. The digital logic is in the middle, thus leaving the left and right sides for digital pinout.

In addition to this, the location of the digital pins has been optimised to minimise the number of vias in the PCB when connecting several ALTROs to the same bus on both sides of the board. Additional details on routing the data bus can be found in section 4.5.

The comprehensive pinout of the chip is presented in figure x.



Pin Description

Pin Numbe	Pin Name	Pad Type	Description
1	SHIELD	VSSCO	ADC P-well isolation ring bias
2	AGND	VSSCO	ADC analog ground
3	AV _{DD}	VDDCO	ADC analog supply

Pin Numbe	Pin Name	Pad Type	Description
4	AGND	VSSCO	ADC analog ground
5	VINO	PO_ANA	Channel 0 Differential Input (+)
6	V _{INB0}	PO_ANA	Channel 0 Differential Input (–)
7	AGND	VSSCO	ADC analog ground
8	V _{IN1}	PO_ANA	Channel 1 Differential Input (+)
9	V _{INB1}	PO_ANA	Channel 1 Differential Input (–)
10	AGND	VSSCO	ADC analog ground
11	AV _{DD}	VDDIOCO	ADC analog supply
12	NC		
13	V _{IN2}	PO_ANA	Channel 2 Differential Input (+)
14	V _{INB2}	PO_ANA	Channel 2 Differential Input (–)
15	NC		
16	AGND	VSSCO	ADC analog ground
17	AV _{DD}	VDDIOCO	ADC analog supply
18	V _{IN3}	PO_ANA	Channel 3 Differential Input (+)
19	V _{INB3}	PO_ANA	Channel 3 Differential Input (–)
20	AV _{DD}	VDDCO	ADC analog supply
21	I _{NCM}	PO_ANA	Common Mode Bias
22	REF _P	PO_ANA	Positive rail reference
23	AGND	VSSCO	ADC analog ground
24	REF _M	PO_ANA	Negative rail reference
25	NC		
26	AV _{DD}	VDDCO	ADC analog supply
27	V _{IN4}	PO_ANA	Channel 4 Differential Input (+)
28	V _{INB4}	PO_ANA	Channel 4 Differential Input (–)
29	AV _{DD}	VDDIOCO	ADC analog supply
30	AGND	VSSCO	ADC analog ground
31	NC		
32	V _{IN5}	PO_ANA	Channel 5 Differential Input (+)
33	V _{INB5}	PO_ANA	Channel 5 Differential Input (–)
34	AV _{DD}	VDDIOCO	ADC analog supply
35	AGND	VSSCO	ADC analog ground
36	NC		
37	V _{IN6}	PO_ANA	Channel 6 Differential Input (+)
38	V _{INB6}	PO_ANA	Channel 6 Differential Input (-)
39	AGND	VSSCO	ADC analog ground
40	V _{IN7}	PO_ANA	Channel 7 Differential Input (+)
41	V _{INB7}	PO_ANA	Channel 7 Differential Input (-)
42	AGND	VSSCO	ADC analog ground

Pin Numbe	Pin Name	Pad Type	Description
43	AV _{DD}	VDDCO	ADC analog supply
44	SHIELD	VSSCO	ADC P-well isolation ring bias

Pin Numbe	Pin Name	Dir.	Pad Type	Description
45	TSM	I	IBUFD	Test Mode Select
46	ADC_ADD ₀	I	IBUFD	ADC Select in Test Mode
47	ADC_ADD ₁	I	IBUFU	ADC Select in Test Mode
48	HADD₀	I	IBUF	ALTRO Hardware Address bit 0
49	HADD ₁	I	IBUF	ALTRO Hardware Address bit 1
50	HADD ₂	I	IBUF	ALTRO Hardware Address bit 2
51	HADD₃	I	IBUF	ALTRO Hardware Address bit 3
52	DV _{DD}	-	VDDCO	Digital Voltage Supply
53	DGND	-	VSSCO	Digital Ground
54	BD ₃₀	I/O	BD4CR	Bi-directional Data Line 30
55	BD ₃₁	I/O	BD4CR	Bi-directional Data Line 31
56	BD ₃₂	I/O	BD4CR	Bi-directional Data Line32
57	DV _{DD}	-	VDDIOCO	Digital Voltage Supply
58	DGND	-	VSSIOCO	Digital Ground
59	BD ₃₃	I/O	BD4CR	Bi-directional Data Line 33
60	BD ₃₄	I/O	BD4CR	Bi-directional Data Line 34
61	BD ₃₅	I/O	BD4CR	Bi-directional Data Line 35
62	BD ₃₆	I/O	BD4CR	Bi-directional Data Line 36
63	BD ₃₇	I/O	BD4CR	Bi-directional Data Line 37
64	BD ₃₈	I/O	BD4CR	Bi-directional Data Line 38
65	BD ₃₉	I/O	BD4CR	Bi-directional Data Line 39
66		-	VDDIOCO	Digital Voltage Supply
67	DGND	-	VSSIOCO	Digital Ground
68	TSTOUT	0	BT2CR	Test Signal Output (reserved)
69	DGND	-	VSSIOCO	Digital Ground
70	BD ₂₀	I/O	BD4CR	Bi-directional Data Line 20
71	BD ₂₁	I/O	BD4CR	Bi-directional Data Line 21
72	BD ₂₂	I/O	BD4CR	Bi-directional Data Line 22
73	BD ₂₃	I/O	BD4CR	Bi-directional Data Line 23
74	BD ₂₄	I/O	BD4CR	Bi-directional Data Line 24
75	BD ₂₅	I/O	BD4CR	Bi-directional Data Line 25
76	BD ₂₆	I/O	BD4CR	Bi-directional Data Line 26
77	DV _{DD}	-	VDDIOCO	Digital Voltage Supply

Pin Numbe	Pin Name	Dir.	Pad Type	Description
78	DGND	-	VSSIOCO	Digital Ground
79	BD ₂₇	I/O	BD4CR	Bi-directional Data Line 27
80	BD ₂₈	I/O	BD4CR	Bi-directional Data Line 28
81	BD ₂₉	I/O	BD4CR	Bi-directional Data Line 29
82	ERROR	0	BT4CR	Error Output Line
83	DV _{DD}	-	VDDCO	Digital Voltage Supply
84	DGND	-	VSSCO	Digital Ground
85	HADD₄	Ι	IBUF	ALTRO Hardware Address bit 4
86	HADD₅	Ι	IBUF	ALTRO Hardware Address bit 5
87	HADD ₆	I	IBUF	ALTRO Hardware Address bit 6
88	HADD ₇	I	IBUF	ALTRO Hardware Address bit 7

Pin Numbe	Pin Name	Pad Type	Description
89	SHIELD	VSSCO	ADC P-well isolation ring bias
90	AV _{DD}	VDDCO	ADC analog supply
91	AGND	VSSCO	ADC analog ground
92	V _{INB15}	PO_ANA	Channel 15 Differential Input (-)
93	V _{IN15}	PO_ANA	Channel 15 Differential Input (+)
94	AGND	VSSCO	ADC analog ground
95	V _{INB14}	PO_ANA	Channel 14 Differential Input (–)
96	V _{IN14}	PO_ANA	Channel 14 Differential Input (+)
97	NC		
98	AGND	VSSCO	ADC analog ground
99	AV _{DD}	VDDIOCO	ADC analog supply
100	V _{INB13}	PO_ANA	Channel 13 Differential Input (–)
101	V _{IN13}	PO_ANA	Channel 13 Differential Input (+)
102	NC		
103	AGND	VSSCO	ADC analog ground
104	AV _{DD}	VDDIOCO	ADC analog supply
105	V _{INB12}	PO_ANA	Channel 12 Differential Input (–)
106	V _{IN12}	PO_ANA	Channel 12 Differential Input (+)
107	AV _{DD}	VDDCO	ADC analog supply
108	NC		
109	REF _M	PO_ANA	Positive rail reference
110	AGND	VSSCO	ADC analog ground
111	REF _P	PO_ANA	Negative rail reference
112	I _{NCM}	PO_ANA	Common Mode Bias

Pin Numbe	Pin Name	Pad Type	Description
113	AV _{DD}	VDDCO	ADC analog supply
114	V _{INB11}	PO_ANA	Channel 11 Differential Input (-)
115	V _{IN11}	PO_ANA	Channel 11 Differential Input (+)
116	AV _{DD}	VDDIOCO	ADC analog supply
117	AGND	VSSCO	ADC analog ground
118	NC		
119	V _{INB10}	PO_ANA	Channel 10 Differential Input (-)
120	V _{IN10}	PO_ANA	Channel 10 Differential Input (+)
121	NC		
122	AV _{DD}	VDDIOCO	ADC analog supply
123	AGND	VSSCO	ADC analog ground
124	V _{INB9}	PO_ANA	Channel 9 Differential Input (-)
125	V _{IN9}	PO_ANA	Channel 9 Differential Input (+)
126	AGND	VSSCO	ADC analog ground
127	V _{INB8}	PO_ANA	Channel 8 Differential Input (-)
128	V _{IN8}	PO_ANA	Channel 8 Differential Input (+)
129	AGND	VSSCO	ADC analog ground
130	AV _{DD}	VDDCO	ADC analog supply
131	AGND	VSSCO	ADC analog ground
132	SHIELD	VSSCO	ADC P-well isolation ring bias

Pin Numbe	Pin Name	Dir.	Pad Type	Description
133	CSTB	I	IBUFU	Command Strobe (Control Signal)
134	WRITE	I	IBUFU	Write (Control Signal)
135	LVL1	I	IBUFU	Dedicated L1 Trigger Line
136	DGND	-	VSSIOCO	Digital Ground
137	DGND	-	VSSCO	Digital Ground
138	DV _{DD}	-	VDDCO	Digital Voltage Supply
139	TRSF	0	BT4CR	Data Transfer (Control Signal)
140	DSTB	0	BT4CR	Data Strobe (Control Signal)
141	ACKN	0	BT4CR	Command Acknowledge (Control Signal)
142	BD ₀	I/O	BD4CR	Bi-directional Data Line 0
143	BD ₂	I/O	BD4CR	Bi-directional Data Line 2
144	DV _{DD}	-	VDDIOCO	Digital Voltage Supply
145	RDOCLK	I	IBUF	Readout Clock Input
146	DGND	-	VSSIOCO	Digital Ground

Pin Numbe	Pin Name	Dir.	Pad Type	Description
147	BD ₄	I/O	BD4CR	Bi-directional Data Line 4
148	BD ₆	I/O	BD4CR	Bi-directional Data Line 6
149	BD ₈	I/O	BD4CR	Bi-directional Data Line 8
150	BD ₁₀	I/O	BD4CR	Bi-directional Data Line 10
151	BD ₁₂	I/O	BD4CR	Bi-directional Data Line 14
152	BD ₁₄	I/O	BD4CR	Bi-directional Data Line 14
153	BD ₁₆	I/O	BD4CR	Bi-directional Data Line 16
154	BD ₁₈	I/O	BD4CR	Bi-directional Data Line 18
155	DV _{DD}	-	VDDIOCO	Digital Voltage Supply
156	ADCCLK	I	IBUF	ADC Clock Input
157	DGND	-	VSSIOCO	Digital Ground
158	BD ₁₉	I/O	BD4CR	Bi-directional Data Line 19
159	BD ₁₇	I/O	BD4CR	Bi-directional Data Line 17
160	BD ₁₅	I/O	BD4CR	Bi-directional Data Line 15
161	BD ₁₃	I/O	BD4CR	Bi-directional Data Line 13
162	BD ₁₁	I/O	BD4CR	Bi-directional Data Line 11
163	BD ₉	I/O	BD4CR	Bi-directional Data Line 9
164	BD ₇	I/O	BD4CR	Bi-directional Data Line 7
165	DV _{DD}	-	VDDIOCO	Digital Voltage Supply
166	DGND	-	VSSIOCO	Digital Ground
167	BD ₅	I/O	BD4CR	Bi-directional Data Line 5
168	BD ₃	I/O	BD4CR	Bi-directional Data Line 3
169	BD ₁	I/O	BD4CR	Bi-directional Data Line 1
170	DOLO_EN	0	BT4CR	External Driver Output Enable*
171	TRSF_EN	0	BT4CR	External Driver Output Enable*
172	ACK_EN	0	BT4CR	External Driver Output Enable*
173	DV _{DD}	-	VDDCO	Digital Voltage Supply
174	DGND	-	VSSCO	Digital Ground
175	GRST	Ι	IBUF	Global Reset Line
176	LVL2	I	IBUF	L2 Accept Trigger Dedicated Line

* refer to section 4.X for implementation details

4.5 Recommended PCB Design

The layout of the chip has been optimised to minimise the influence of the digital circuitry on the integrated ADCs.



4.6 Chip Layout

