



Microtronix Datascom				
Title Stratix Development Board - Key Puppy				
Size B	Document Number S8009	Approval Y	Rev C	
Date: Thursday, January 16, 2003	Sheet 1	of 17		

Revision	Date	Author	Revision
A-1	8/22/02	Tim Grant	Initial Creation of Schematic
A-2	8/26/02	Tim Grant	Add notes for all off-page connectors. PMC checked again spec. Change the diodes on page 3 to BAV99. Changed resistors on Analog OpAmp to 1%. Add NAND gates for incoming ADC and DAC clocks. Correct swapped pins on UART. Changed power supplies for current draw.
A-3	9/06/02	Tim Grant	Jtag TCK pull-up changed to pull-down. Add a pull down for the MII_RSTn. Corrected LVDS connector part numbers. Added the following pins to U19 A21, G20, AH6, N28. Remove the pins AA20 and AA11 from multiple locations. Remove the series resistors on the feed back pins. Re-label J40 to PCI_M66EN.
B-1	11/01/02	Tim Grant	Signals VCCA_PLLx and VCCG_PLLx were connected to 1.5 instead of VCC. U6 changed from P149FCT3805AS to P149FCT3805AQ Change C50 and C51 from 10U to 100U. Add 27 pF capacitors to R123 and R4. Change R83 from 4K7 to 5K6 Correct schematic for U28 power and ground are reversed. Change label for USB_IRQn to USB_IRQ. Add 100N capacitors to analog output signals. Remove D1. Add TP11 to the analog section connected to Ground. Part number U7 changed from 50 MHz to 40 MHz. Change pull-up on J39 from +5 to VCC. Updated E7, E9, E11, E18, E20, E22, AE3, W9, AD11, AD9, AD7, AD22, AD20, AD18, W20, R19, P10, K9, E24, K20, to U19 symbol. PLL_FBp and PLL_FBn were switched at connections to the PLD. Capacitors footprint switched from 0603_IPCl/Via to 0602_IPC: C8, C15, C18, C19, C26, C28, C30, C133, C128, C16, C27, C29, C31, C44, C49, C129, C17. Changed D13 from value of 1N4001 to DL4001.
	11/20/02	Tim Grant	Changes C151 to 33P. Changed C154 to 1N. Changed R118 and R117 to 33R.
C	16/01/03	James Martin	- Rename SRAM Address lines to conform to proper 16/32 bit addressing modes - Change layout to plate DB-9 thru holes - pulldowns added to pgm[2:0]signals (RN98) - added pullups on SRAM control signals (RN99) - renamed resistornetworks with RN designation instead of just R - Added Jumper J99 to CSn signal to EPC device so that the EPC flash interface can be tri-stated during programming.

Microtronix Datacom			
Title Stratix Development Board - Notes			
Size B	Document Number S8009	Approval Y	Rev C
Date:	Thursday, January 16, 2003	Sheet	2 of 17












C149 and C150 are to be placed close to U4-28




Microtronix Datacom				
Title Stratix Development Board - Analog				
Size B	Document Number S8009	Approval Y	Rev C	
Date: Thursday, January 16, 2003	Sheet 3	of 17		

Signal CLK1 Sequencing Rule:  
J14-2, U19-R27, J17-2




Microtronix Datacom			
Title Stratix Development Board - Clocks			
Size B	Document Number S8009	Approval Y	Rev C
Date: Thursday, January 16, 2003	Sheet 4	of 17	


R32 is to be placed close to U8



TXOP, TXON, RXIP, and RXIN are to be routed on the internal layers using 5/5 trace rules. They are not to be routed for more the 500 mils on the top layer.  
 Sequencing rules for the following:  
 TXOP: U8-61, J19-11, R28-1  
 TXON: U8-62, J19-10, R29-1  
 RXIP: J19-7, U8-52, R30-1  
 RXIN: J19-6, U8-51, R31-1




Place R33 close to U8
















PINS	FUNCTION
SW1 [1:5]	PHYAD [0:4]
SW1 [6:8]	TECH [0:2]
SW1 [9]	ANEGA

Table to be placed on the board in silk screen




Microtronix Datacom			
Title Stratix Development Board-Ethernet PHY			
Size B	Document Number S8009	Approval Y'	Rev C
Date: Thursday, January 16, 2003	Sheet 5	of 17	





PROTO\_IO[0:72] ← PROTO\_IO[0:72]


Microtronix Datacom			
Title Stratix Development Board - Extended Santa Cruz			
Size B	Document Number S6009	Approval Y	Rev C
Date: Thursday, January 16, 2003	Sheet 6	of 17	



QTE-020-01-F-D-A




QSE-020-01-F-D-A



LVDS Rx and Tx signals are to be 5 mils in length, routed on the internal layers, and routed less than 500 mils on the top layer at their ends.



The spacing between LVDS pairs is to be 5 mils, while the spacing between separate LVDS pairs are to be 8 mils.

All digital signals are to be 20 mils away from any LVDS signals.



Capacitors C22, C23, C24, C25 are to be placed near U18







Microtronix Datacom			
Title Stratix Development Board - LVDS/UART			
Size B	Document Number S8009	Approval Y	Rev C
Date: Thursday, January 16, 2003	Sheet 7	of 17	




Microtronix Datacom			
Title Stratix Development Board - PLD I/O 1			
Size B	Document Number S8009	Approval Y	Rev C
Date: Tuesday, January 21, 2003	Sheet 8	of 17	









Microtronix Datacom			
Title Stratix Development Board - PLD LVDS			
Size B	Document Number S8009	Approval Y	Rev C
Date: Tuesday, January 21, 2003	Sheet 10	of 17	



L2, C26, C27 are to be placed close to U19 pins P23, R23  
 L3, C28, C29 are to be placed close to U19 pins R6, P6  
 L4, C30, C31 are to be placed close to U19 pins F14  
 L7, C128, C129 are to be placed close to U19 pins AG14



If enabled LED1 and LED2 represent INIT\_DONE and CRC\_ERROR, in not enabled then they are general LEDs



User Selects either DAC or CLK for PLL2





CONFIG DEVICE

JTAG







Signal ADC\_CLK Sequencing Rule:  
 J8-2, U1-15, U19-P25, R4-2

Signal DAC\_CLK Sequencing Rule:  
 R88-2, J13-2, U4-28, U19-R25, U19-G28, J11-1





Microtronix Datascom			
Title Stratix Development Board - PLL & Config			
Size B	Document Number S8009	Approval Y	Rev C
Date: Tuesday, January 21, 2003	Sheet 11	of 17	




Microtronix Datacom			
Title Stratix Development Board - PLD Power			
Size B	Document Number S8009	Approval Y	Rev C
Date: Tuesday, January 21, 2003	Sheet 12	of 17	






Microtronix Datacom			
Title Stratix Development Board - PMC			
Size B	Document Number S8009	Approval Y	Rev C
Date: Thursday, January 16, 2003	Sheet 13	of 17	



PLACEMENT RULES:  
 D13, C32, C33 C39, C40 are to be placed close to J31  
 C47, C36, C140 are to be placed close to U20-2  
 D16, L9, C141 are to be placed close to U20-1  
 C130, C131, C132, C133 are to be placed close to U21-2  
 D14, L8, C44, C37, C38, C134 are to be placed close to U21-2  
 C45, C46, C136 is to be placed close to U22-2  
 D15, C49, L10, C137, C138, C139 are to be placed close to U22-1  
 C50, C52, C52 is to be placed close to L5  
 C52, C54, C55 is to be placed close to L6  
 C142 is to be placed close to U31-1









Microtronix Datacom			
Title Stratix Development Board - Power			
Size B	Document Number S8009	Approval N	Rev C
Date: Thursday, January 16, 2003	Sheet 14	of 17	



Resistors R97 to R116 are to be placed close to the connector U23.





Microtronix Databook			
Title Stratix Development Board - SODIMM			
Size B	Document Number S6009	Approval Y	Rev C
Date: Thursday, January 16, 2003	Sheet 15	of 17	



In Layout, The pullup on FLASH\_CEn must come from J99-2 (not from the net connecting J99-1 to U24).

Microtronix Datascom			
Title Stratix Development Board - SRAM/Config			
Size B	Document Number S8009	Approval Y	Rev C
Date:	Thursday, January 16, 2003	Sheet 16	of 17





Microtronix Datacom			
Title Stratix Development Board - USB			
Size B	Document Number S8009	Approval Y	Rev C
Date: Tuesday, January 21, 2003	Sheet 17	of 17	