

6

5

4

3

2

1

REVISION RECORD			
LR	EDD NO	APPROVER	DATE

D

C

B


A

D

C

B


A




JTAG loop contains 3 or 4 devices
 1_Main Xilinx, 2_FEE PROM, 3_Main Xilinx, 4_Second Xilinx

DRAWN		DATE		DRAWING NO		REV	
RAS		4/15/05		RDO_Dev4145A			
CHECKED		DATE					
QUALITY CONTROL		DATE					
RELEASED		DATE					


Altera_Board (J21)




Altera_Board (J24)_Sheet# 6



Altera_Board (J22)










Altera_Board (J23)



REVISION RECORD			
LR	ECO NO	APPROVER	DATE

LVTTTL = +3.3V
 VCCAUX = +2.5V
 VCCINT = +1.2V [for core]
 GTLP_VREF = +1.0V



COMPANY: Brookhaven Natl. Lab.

TITLE: STAR RDO Development Board #1
Altera Interface & Power

DRAWN: RAS	DATE: 4/15/05	CODE:	REV:	DRAWN NO:	REV:
CHECKED:	DATE:	0		RDO_Dev4145A	
QUALITY CONTROL:	DATE:				
RELEASE:	DATE:	SCALE:			SHEETS 2 OF 2