

1 200422

2
3 Requirements for QT32D digitizer mother boards
4 H.J.Crawford, J.M.Engelage, E.G.Judd, J.M.Nelson, C.W.Perkins
5

6 The QT boards, measuring charge and arrival time for fast analog signals entering four 8
7 channel daughter cards (DC), were originally designed for use with the Forward Meson
8 Spectrometer, an electromagnetic calorimeter, which set many of its requirements. It was
9 adapted for vertex position measurements using an external back-of-crate board (TAC)
10 that yielded a <50ps TDC capability in its QT32B mother board (MB) incarnation, using
11 QT8B daughter cards. This high precision TDC was internalized in the QT8C daughter
12 cards which used the QT32C version of the mother board for the Event Plane Detector
13 (EPD), providing a higher precision ~25 ps TDC. The QT32Cs are now used for the
14 Beam-Beam Counter (BBC), Vertex Position Detector (VPD), Zero Degree Calorimeter
15 (ZDC), and Muon Telescope Detector (MTD). All of these are designed to be Fast
16 detectors used in establishing triggers for STAR.
17

18 This document describes the requirements for a new mother board (QT32D) to be
19 compatible with both QT8B and QT8C daughter cards to provide point-to-point readout
20 capability to provide event readout at >20kHz rates by eliminating the VME CPU and
21 backplane in the readout process. Note that many of these requirements match the details
22 of the existing QT Memory Map.
23

24 **Requirement 1. Clock :** The MB must accept a STAR standard clock or an internal
25 oscillator, register selectable.
26

27 Justification: The board needs to operate with a STAR standard clock for synchronization
28 with all other trigger electronics. We use the RCC2 to synchronize local memories on
29 each board using the RCC2 run/stop line. These signals are distributed on P3 from the
30 RCC2. The board must incorporate a local oscillator for testing.
31

32 **Requirement 2:** Signal capture: Up to 80 ns active gate for signal capture time.
33

34 Justification: Signal development in the various detectors and variation in vertex location
35 within the interaction diamond lead to signal arrival times at the input to the QT8
36 daughter cards spread over up to 50 ns. The signal width adds to this to allow capture of
37 the full charge in the pulse.
38

39 Status: The MB controls the gates for each of its 4 DCs based on the arrival time of its
40 clock. It uses 2 registers to set gate width: a register that sets the delay with respect to the
41 leading edge of its clock signal for the START and another register for the STOP. These
42 delay lines have 1ns granularity and 255 ns full range.
43

44 **Requirement 3:** LED indicator: A Front panel LED will indicate which clock is active.
45

46 Justification: useful in testing and checking operations.

47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92

Status: - we agree that an LED indicating the board is in RUN mode would be useful, but there may not be front panel space. We will look into a multi-color single LED to convey more information.

Requirement 4: Discriminator thresholds: A single threshold will be used for all input channels on a board. The range will be from 10mv to 100 mv.

Justification: Signal amplitudes are expected to be roughly gain-matched prior to entry to the QT DCs. The discriminator signals from each channel are used to start the local 5ns TDCs and to provide scaler monitoring of hits in each channel. Since neither of these functions requires finer than 5ns time stability of the discriminator output a single threshold for each board is sufficient. The 5ns TDC is useful for background rejection.

Requirement 5: Output to scalers : The MB must drive the scaler bits used by both flavors of DC to VME P2.

Justification: This is how bits are sent to the scaler system. The QT8B board sends a discriminator signal for each channel. The QT8C board sends a discriminator signal for the first four channels (the input signals), a logical OR of the discriminator signals, and a spare output. The MB should be able to handle each of these DCs and send the appropriate scaler signals.

Status : The first six bits from each DC can be sent out on P2 in the same way that was done on QT32B and QT32C. On QT32C, the highest two bits in the MB-DC connectors were converted to provide an additional voltage rail to the DC so a scheme must be developed to choose between sending the scaler bits from QT8B or providing 1.2V to QT8C. In addition, on QT32C, the highest bit on P2 was converted to a TAC Stop Input signal. A similar scheme must be developed to choose between sending this scaler bit from QT8B or receiving a TAC Stop on QT8C. It may be difficult to include jumpers for each B <-> C change, so will see if these can be accomplished using configurable register settings.

Requirement 6: DC Flavor indicator: Will need a register to check which flavor of DC this MB is set up to use.

Justification: We need to be able to tell remotely whether a board is configured correctly for the daughter cards it is using.

Requirement 7: Rate capability: operate at 10 MHz.

Justification The STAR trigger is based on a fully pipelined dead-time-less operation allowing maximum use of the luminosity and keeping a local record of each crossing's input and FPGA calculation result. The local memory increments at the RHIC Strobe (RS) speed of ~10 MHz.

93 **Requirement 8:** Interface to STAR Trigger Level0 (L0) : Provide at least 32 bits of
94 output from the QT32D FPGA driven on the outer rows of the P3 backplane

95

96 Justification: This is how bits are sent to the trigger decision tree

97

98 Status: We may want another output from this board using an SFP+ fiber but there may
99 not be room on the front panel for a port. It may also be possible to multiplex multiple
100 sets of 32 bits out if necessary, but this is not a requirement.

101

102 **Requirement 9:** Output latch delay: a register will be provided to specify delay of output
103 from QT board to P3. Sensitivity of 5ns is sufficient.

104

105 Justification: This allows alignment with other detector information going to L0.

106

107 **Requirement 10:** Maximum output delay from interaction: The board must present its
108 values to L0 within 400 ns (4RS) of the interaction.

109

110 Justification: The QT board requires a minimum of 2 RS to complete its digitization
111 cycle. The additional 2 RS allow for routing timing.

112

113 **Requirement 11:** VME Reset: The board can be reset via standard VME sysreset
114 command or via ConnectCore command.

115

116 Justification: In this way we can reset a crate without power cycling. Using sysreset
117 allows us to reset a full crate with a single command. This will cause the FPGA to be
118 reloaded from its prom.

119

120 **Requirement 12:** Local memory: Require at least 8 MB of circular memory per QT
121 board.

122

123 Justification: The easiest local storage is to use circular memory leading to a requirement
124 of 32 chn x 4 B/chn/xing x 64k xing (7 ms worth) => 8 MB of local storage. Each
125 channel would store its ADC and TDC value for each crossing.

126

127 Status: We also want to store locally the result of any FPGA calculations for each
128 crossing and have an option for reading this information out as well. The board will have
129 ~500 MB of local memory. We will continue discussion of how much circular memory to
130 use. Note that the bunch ID used to address the circular memory is already produced as
131 32 bits in the TCU although currently we use only 16 bits.

132

133 **Requirement 13:** Readout Command : Each QT32D board should receive the trigger
134 system Build_Event command directly from L0 via the STP2 network over a front panel
135 fiber port.

136

137 Justification : By receiving the Build_Event command directly on the QT board, each
138 board can begin readout as quickly as possible and in parallel with other QT boards. The

139 QT boards record at least 7ms worth of data in a circular buffer before that data is
140 overwritten so readout should be done as quickly as possible after a trigger is issued to
141 avoid stale memory readout. Receiving the readout command directly is also faster than
142 the scheme used on previous versions of the MB, which allows for higher maximum
143 trigger rates.

144

145 **Requirement 14:** Input Memory Readout : Each QT32D board should send triggered
146 data directly to L2 via the STP2 network over a front panel fiber port.

147

148 Justification : Memory readout for a given token is initiated upon receiving a
149 Build_Event command from L0 as described in a previous requirement. The QT32D
150 board should send data directly to the L2 CPU via the STP2 network over a fiber port
151 located on the front panel of the board. This is in contrast to previous versions of the
152 board in which data was readout by a VxWorks CPU over the VME bus and then sent to
153 L2 via STP over the PCI bus. The fiber port to STP2 should be the same port as used for
154 receiving the Build_Event command in requirement 13. Sending data directly to L2 from
155 each board allows for faster readout, as well as simultaneous parallel readout of multiple
156 boards, which allows for higher maximum trigger rates.

157

158 **Requirement 15:** Memory synchronization: Use an OR of (RUN/STOP signal from
159 RCC2) with (contents of a register) to set the board into run mode.

160

161 Justification: This will allow all QT board memories to be synchronized so that the
162 “correct” crossing information can be selected for a given trigger. Allowing a register to
163 put the board in run mode makes debugging much easier. Because we want the register to
164 be able to force two states: RUN and STOPPED (over-riding the RCC2 signal) two bits
165 are required: one to say "obey RCC2 or local" and one to say RUN or STOP when in
166 local mode.

167

168 **Requirement 16:** Readout time monitoring : A timestamp of when readout occurs should
169 be sent along with the data.

170

171 Justification : The QT boards have at least 7 ms worth of circular buffer space available
172 before data is overwritten by the next crossing. A timestamp of when the readout of a
173 trigger occurs can be compared to the time that the trigger happened, as provided by the
174 TCU, to determine if the QT data was readout in time. This timestamp will be a counter
175 that is reset at the start of a run and that increments with each RHIC clock tick so that it
176 stays in sync with the rest of the trigger system. In previous versions of the board, there
177 wasn't sufficient FPGA capabilities to do this onboard the QT so a worst-case readout
178 time was provided by reading out the timestamp from the RCC2 board after the readout
179 of all QTs in a crate was done. A more powerful FPGA on the QT32D should provide
180 the capability to do this directly onboard and thus provide a more accurate readout
181 timestamp which will allow for higher maximum trigger rates while still guaranteeing
182 that the data was readout before being overwritten.

183

184 Status: The QT32D uses an Artix7 FPGA which is much more powerful than the Spartan
185 3 FPGA of the original QT boards. The newer FPGA can easily provide this monitoring
186 capability.

187

188 **Requirement 17:** Readout rate: The QT32D must be capable of readout rates in excess
189 of 20 kHz.

190

191 Justification: The goal for the STAR upgrade is to allow readout rates in excess of 20
192 kHz. We do not want the readout of trigger information to significantly affect that rate.

193

194 **Requirement 18:** Zero-suppression: Register selectable option.

195

196 Justification: Most events have only a few hits, so data sparsification is reasonable. Each
197 channel uses 4B per event (12 bit ADC, 5 bit TDC, 5 bit channel address, 10 spare bits).
198 With zero-suppression, we decrease the payload from as much as 128B to as little as 4B
199 of input information readout for each event. We need to require full readout for pedestal
200 calculations.

201

202 **Requirement 19:** Monitoring: Front panel Test points for gate and clock.

203

204 Justification: It is useful to be able to see the relation of the clock and gate as they appear
205 at the input to the digitizer.

206

207 **Requirement 20:** Test input: Inject a fixed charge into each front end for testing.

208

209 Justification: This will simplify board testing.

210

211 Status: The amplitude and rate of input pulse are register settable for each MB.

212

213 **Requirement 21:** Form factor: The board will be a 32 channel extended 9U VME board.

214

215 Justification: This sets the number of crates required for the full complement. "Extended"
216 means that the board should measure 400mm from the front panel to the backplane,
217 which is longer than the standard VME size-D length of 340 mm.

218

219 **Requirement 22:** Configuration and Board Monitoring : The board should be
220 configurable over a standard Ethernet port located on the front panel.

221

222 Justification : An Ethernet interface with each board allows for configuration and
223 monitoring (ie reading and writing registers) using standard off-the-shelf ethernet
224 equipment. Previous versions of the board used a VME interface for configuration and
225 monitoring which required the procurement and maintenance of outdated and slow
226 MVME processors. This requirement, along with the direct receipt of the Build_Event
227 command and direct readout to L2 allows for these processors to be eventually removed
228 from the trigger system.

229

230 **Requirement 23:** Crate mix compatibility: The QT32D must be able to operate in a
231 VME crate with older QT32B and QT32C boards.

232
233 Justification: We do not intend to replace all existing boards.

234
235 Brief description:

236
237 Analog signals enter daughter cards where they are split, with one path going to an
238 integrator and the other path going to an edge-sensitive discriminator. Their charge is
239 integrated for the duration of the specified gate and this charge integral is digitized using
240 a 70 MHz 12 bit ADC that operates at 60 MHz.

241
242 Output from the discriminator is used as input to a 5ns sensitivity time-to-digital-
243 converter (TDC). The TDC is based on a counter operating at 21x RHIC clock speed
244 (~200 MHz) and counts the interval between the discriminator signal and the next leading
245 edge of the clock. This leads to a 5 bit TDC value which is stored and reset at the leading
246 edge of each RHIC clock signal.

247
248 ADC and TDC values for each channel are stored in a STAR-standard circular memory.
249 The memories are aligned to 0 when the boards are put into run mode. They are addressed
250 by the bunch crossing number of the triggered event modulo the total circular buffer size.

251
252 The FPGA will route each channel's digital signals to local memory for storage until
253 receipt of a trigger. The FPGA will then read the crossing-specified memory locations for
254 each board and ship the data via STP2 fiber optic cable to a PCIe receiver card in a linux
255 CPU.

256