

STAR Trigger Level-0 Upgrade Requirements for the DSM2 Board

H.J. Crawford, J.M. Engelage, E.G. Judd, J.M. Nelson C.W. Perkins
August 31, 2020

Introduction

The STAR Trigger System performs a quick analysis of data from the fast trigger detectors in order to decide if the slower readout of data from the rest of STAR should be initiated. The current STAR Trigger Level-0 data processing system is based on the Data Storage and Manipulation boards (DSM) and the Charge-Time (QT) digitizer boards. Both boards run synchronously with the RHIC clock, receiving new data from trigger detectors every tick of the clock, processing it and passing on the results. Many QT and DSM boards are linked together to form a tree structure that funnels the results of the data analysis to the Trigger Control Unit (TCU). The TCU then makes the actual trigger decision.

The DSM boards are currently the oldest part of the STAR Trigger system and a number of problems have appeared. This document describes those problems, and then specifies the requirements for a new board that will solve those problems and also enable future upgrades.

Problems with the existing DSM System

The existing DSM system met all of the original requirements when it was first installed. However, over the years the system has grown, the needs of the users have evolved and now several problems have arisen.

- The electronics is so old that replacement parts are no longer available
- The existing DSM boards are read out in series within each crate over the VME backplane under the control of a VME CPU. This relatively slow readout mechanism is now limiting the overall STAR trigger rate.
- The boards are also configured (in series) and monitored from that same VME CPU using the same VME backplane. Using that VME infrastructure for all of these purposes increases the time taken to configure the system and limits the extent to which the boards can be monitored.
- Over time the users' trigger requirements have grown to include more complex trigger algorithms. The processing unit (FPGA) on the existing DSM boards does not have the capability to implement the most complex algorithms.
- Data I/O on the current DSM is limited to relatively low-speed parallel bit streams with 128 input bits and just 32 output bits. The limited number of output bits from each DSM board, and the fixed structure of the DSM tree place serious limits on the type of data analysis that can be performed at Level-0. For example, an algorithm in which hits in each MTD tray are compared to the ADC sum from the EMC towers with which it overlaps would be really useful. This comparison would make it possible to confirm or exclude the presence of muons, and would therefore make muon triggers much more efficient. Currently the EMC and MTD data are not brought together in the DSM tree

47 until the end, by which time only summary data is available. Fixing this in the existing
48 system would involve re-cabling the DSM tree, and sacrificing other important
49 connections.
50

51 **New DSM Board Definition**

52
53 It is now time to upgrade the DSM system and replace the existing hardware to solve these
54 problems. The most urgent problems are the obsolescence of the existing hardware and the
55 relatively slow readout rate. Those problems have to be solved in order for STAR to take data
56 efficiently at a high rate when RHIC returns to full-energy running. The goal is for the Trigger
57 system to be able to maintain a steady-state event rate of at least 20 kHz.
58

59 First, the existing DSM boards will be replaced, one-for-one, with modern boards that include a
60 dedicated high-speed readout path and a separate communications/monitoring path as well as all
61 the existing parallel data I/O connections. The new boards will not include any VME
62 communications capability. Much of the existing functionality, which was implemented in
63 discreet ICs on the PC board, will now be integrated into the FPGA logic. This will result in a
64 significant simplification of the PC board design and also make it possible to multiplex larger
65 data sets onto the existing parallel I/O connections. In addition the board will include a few
66 sockets for pluggable high-speed fiber-optic transceivers. This board will be referred to as
67 DSM2.
68

69 Pending latency test results, the firmware in the DSM2 boards might be modified to allow them
70 to send and receive serialized data streams using those transceivers in addition to the existing
71 parallel I/O. More complex algorithms could then be implemented in the DSM2 boards that
72 received both serial and parallel input data.
73

74 This development is shown in Figures 1 and 2. Figure 1 shows a block diagram of the existing
75 DSM board and figure 2 shows DSM2.
76




Figure 1: The original DSM board

77
78
79




Figure 2: DSM2, which includes all the original parallel I/O connections as well as a connection to the fast STAR Trigger Pusher (STP2) network and serial I/O connections for future use.

80
81
82
83
84

DSM2 Board Requirements

Hardware

- 1) Requirement: **Form Factor**. The DSM2 Board needs to have the extended 9U VME Form Factor. “Extended” means the board should measure 400 mm from front panel to back-plane, which is longer than the standard VME size-D length of 340 mm.
Justification: These boards need to plug into the existing VME crates and connect to the existing DSMI/TDSMI/TofDSMI boards.
Status: The first prototype board has the wrong form factor. It uses the standard VME size-D form factor (9U x 340 mm) instead of the extended form factor. The next version will have the correct form factor.
- 2) Requirement: **Power**. The DSM2 Board must use the VME +5V power lines as its power supply.
Justification: The board must plug into existing VME crates so it makes sense to use those crates as power supplies.
Status: Tested and working. NOTE: DSM2 also has a barrel power connector that can accept 5V from an external supply for standalone tests.
- 3) Requirement: **Backplane Daisy-Chains**. The DSM2 must pass through the daisy-chain signals for VME communications (IACK and BG) and the STAR Trigger chain-block transfer.
Justification: Even though DSM2 will not use either the VME communications path or the STAR Trigger chain-block transfer functionality it will be used in VME crates with other modules that do use those functions. It must not disrupt those functions.
Status: The first prototype correctly passes through the VME daisy-chain signals (IACK and BG) but not the STAR Trigger chain-block transfer signals. The next version will fix that.
- 4) Requirement: **Input from VME P3 Connector**. The DSM2 must receive 128 5V TTL bits in parallel through the P3 backplane
Justification: This is how the existing DSMI/TDSMI/TofDSMI boards present their data.
Status: Tested and working (see NOTE in Requirement 6 for details of rate tests).
- 5) Requirement: **Output to VME P2 Connector**. The DSM2 must drive 32 5V TTL bits in parallel through the P2 backplane
Justification: These bits are used by the existing DSM boards to send data to the next layer of the DSM tree and also to the Scaler System.
Status: Tested and working (see NOTE in Requirement 6 for details of rate tests).
- 6) Requirement: **VME I/O Data Routing**. All TTL data bits must connect directly between the VME connectors and the FPGA, i.e. there must be no intermediate circuitry with built-in assumptions about the data timing or the board’s running status.
Justification: This will make it possible to ensure the output is in a deterministic state (i.e. not floating) at all times and potentially to multiplex extra data onto each channel by using a faster clock. The outputs of the existing DSM boards do float when the boards are not running, which has caused problems for downstream subsystems (e.g. the Scaler System). Also, data is latched onto each DSM board on the rising edge of the RHIC clock. The source of this RHIC clock is the primary clock distribution network

131 on the DSM board, which is independent of the FPGA. As a result it is impossible to
132 change the frequency of the input latch without affecting the rest of the board. This
133 meant it was impossible to accommodate a user who wanted to multiplex extra data
134 onto one channel by using a faster clock.
135 Status: Tested and working. NOTE: DSM2 has just voltage level-adapters (3.3V <->
136 5V) in between the VME backplane connectors and the FPGA. Low statistics loopback
137 tests have been performed at 50 MHz, i.e. approximately 5 times faster than the RHIC
138 clock rate. In these tests the 32 output bits are routed from the FPGA through the VME
139 backplane and back to the FPGA inputs via the DSMI and a pair of Trigger-standard
140 34-pin Twist-and-Flat cables. The received data is then compared to the transmitted
141 data and differences are flagged as errors. The tests were error-free, demonstrating that
142 it is possible to multiplex larger data sets onto the existing parallel I/O connections.

143 7) Requirement: **Clock/Control from VME P2 Connector**. The DSM2 must receive the
144 RHIC clock and synchronous control signals through P2 as 5V PECL
145 Justification: This is how the existing DSMI/TDSMI/Tof-DSMI boards present their
146 clock and control signals.
147 Status: Tested and working.

148 8) Requirement: **Local Clock**. The DSM2 must have a local oscillator that can be used
149 instead of the RHIC clock received through the P2 backplane.
150 Justification: This is necessary for standalone testing.
151 Status: Tested and working. DSM2 has a 10 MHz on-board oscillator that connects
152 directly to the FPGA.

153 9) Requirement: **Ethernet Connection**. The DSM2 must include an Ethernet connection.
154 Justification: A communications path is needed for remote control and monitoring of
155 the board. That path must be separate from the fast readout path. The STAR Trigger
156 Group has been moving away from VME and has standardized on Ethernet for all
157 recent electronics development
158 Status: Tested and working. DSM2 has the same ConnectCore™ 9P 9215 module from
159 Digi that is used on the upgraded RHIC Clock and Control module (RCC2), the STP2R
160 and the STP2C boards.

161 10) Requirement: **STP2 Transceiver**. The DSM2 must include an Enhanced Small Form-
162 factor Pluggable (SFP+) fiber-optic transceiver module that uses a wavelength of 850
163 nm and operates at speeds of at least 6.6 Gbps.
164 Justification: This is the form factor that is used by the upgraded STP2 network, which
165 is used for the fast readout of triggered events.
166 Status: Tested and working.

167 11) Requirement: **Extra SFP+ Cages**. The DSM2 must include 4 more SFP+ cages that
168 can accept pluggable SFP+ fiber-optic transceiver modules.
169 Justification: These transceivers will be used to transmit data between DSM2 boards.
170 Status: Tested (in packet-mode, not streaming) and working. NOTE: The system
171 needed to stream data constantly over high-speed serial links is different from the
172 system used to send occasional packets at random times (e.g. for readout after a trigger
173 has been issued). Tests of a set of hardware and firmware for constant streaming were
174 started using the TRP module, but not completed. The results obtained so far indicate
175 that a solution using the STP2 hardware but different firmware is most likely possible.
176 For the DSM2 it was therefore decided to include the same 4-unit cage and its

177 associated receptacles that are used on the STP2R and STP2C boards. These parts are
178 low cost so including them in the board design maintains the possibility of
179 implementing high-speed serialized streaming I/O with very little risk. If the firmware
180 development is successful then the transceiver parts can be purchased and installed.

181 12) Requirement: **Data Storage**. The DSM2 must have at least as much on-board memory
182 as the existing DSM boards. Those boards use 16-bit addresses for their memory and
183 store 160 bits (128 inputs + 32 outputs) at each address making $2^{16} \times 160 = 10.5$ Mb in
184 total. The memory access scheme must allow at least two accesses during each RHIC
185 clock tick.
186 Justification: The decision to issue a trigger and read out the data is made downstream
187 of the DSM tree by the TCU. There is therefore a delay between when data is received
188 by any DSM2 and when it is read out. The DSM2 must store the data while it waits for
189 the trigger decision to be made. When the TCU does issue a trigger it currently includes
190 a 16-bit address pointer in the trigger information which the DSM2 must use to read the
191 correct data from its memory. During normal data taking new data will be stored in the
192 memory every tick of the RHIC clock. At random times, when a readout command has
193 been received, it will also be necessary to read out data from the memory. The memory
194 access scheme must therefore allow at least two accesses during each RHIC clock tick.
195 Status: Tested and working. DSM2 uses the same 4 Gb DDR3 SDRAM that is used on
196 the STP2R boards, which is more than enough to duplicate what is on the existing DSM
197 boards and also leaves room for future expansion.

198 13) Requirement: **Field-Programmable Logic**. All of the firmware for implementing the
199 trigger algorithms, accessing the memory, processing fast readout requests, etc... must
200 be implemented in a field-programmable gate array (FPGA). The firmware must be
201 stored in non-volatile, re-programmable memory on the DSM2.
202 Justification: The details of the DSM2 logic will need to be modified over time (e.g. for
203 use with different algorithms) so it must be re-programmable. However, the DSM2
204 boards will sometimes be power-cycled for reasons that have nothing to do with logic
205 changes. In that case the existing logic should just be reloaded from non-volatile
206 memory.
207 Status: Tested and working. DSM2 uses the same FPGA with the same flash memory
208 that are used on the STP2R.

209 14) Requirement: **Remote Reset**. The DSM2 must have a remotely-accessible reset path to
210 reset all logic to the power-on state.
211 Justification: Sometimes an error occurs that results in a board freezing up. Since
212 STAR is not physically accessible during data taking initiating the reset must be done
213 remotely.
214 Status: Tested and working. The FPGA on DSM2 can be reset using the VME
215 SYSRESET line or a dedicated line from the ConnectCore™ module.

216 15) Requirement: **Front Panel Clock Monitor**. The DSM2 boards must each drive the
217 RHIC clock to an output connector located on the front panel.
218 Justification: This is necessary to check that the clock has the expected frequency and
219 duty-cycle and that it is properly synchronized across multiple boards
220 Status: Tested and working. The FPGA can drive the selected clock to a Lemo
221 connector on the front panel.

- 222 16) Requirement: **Front Panel Indicators**. The DSM2 boards need front panel LEDs to
223 monitor the primary voltage (3.3V), FPGA configuration state, clock source (RCC2 or
224 local oscillator) and the primary RCC2 control signal (run/stop). There should be at
225 least one additional (spare) LED that can be controlled from the FPGA.
226 Justification: During testing and debugging this is the easiest way to monitor these
227 features.
228 Status: Tested and working.
- 229 17) Requirements: **Test Points**. The DSM2 boards need test points connected to GND (for
230 scope probes), each power supply (to check voltages) and a few FPGA pins.
231 Justification: This makes testing and debugging much simpler.
232 Status. Tested and working.
233

234 Firmware

- 235
- 236 18) Requirement: **Ethernet Communications**. The DSM2 firmware must include a path
237 for Ethernet-based communication.
238 Justification: This is how the user will control and monitor the board.
239 Status: Tested and working. This firmware module is closely based on the version used
240 by STP2R.
- 241 19) Requirement: **Configuration Memory Interface**. The DSM2 firmware must include
242 an interface to the non-volatile, re-programmable memory that holds the FPGA
243 configuration data.
244 Justification: The combination of an Ethernet interface and a flash memory interface
245 will enable the user to download new FPGA configuration files remotely, i.e. without
246 having to use the JTAG interface.
247 Status: Tested and working. This firmware module is the same as the version used by
248 STP2R.
- 249 20) Requirement: **STP2 Transceiver Interface**. The DSM2 firmware must be capable of
250 receiving/transmitting packets of data from/to the STP2 optical transceiver.
251 Justification: Requests for the readout of triggered data will be received from the STP2
252 Concentrator through this transceiver and the data must be sent back to the STP2
253 Concentrator through the same transceiver.
254 Status: Under development.
- 255 21) Requirement: **Data Storage Interface**. The DSM2 firmware must include an interface
256 to the data storage memory that allows for at least these 4 modes of operation:
257 a. When the board is in RUN mode during normal data taking all 128 input bits
258 and 32 output bits must be written to the memory every tick of the RHIC clock.
259 b. When the board is in RUN mode and a test is in progress simulated data must be
260 read from the memory every tick of the RHIC clock.
261 c. When a fast readout request has been received the requested data must be read
262 from the memory without interfering with the regular writes/reads of modes a)
263 and b).
264 d. Read/write access to any memory location must be possible under Ethernet
265 control, also without interfering with either the regular writes/reads of modes a)
266 and b) or the occasional reads of mode c)

267 Justification: Modes a) and c) are needed for normal data taking operations. Mode b) is
268 useful for board and system testing and mode d) is useful for setting up test data and
269 checking the results.

270 Status: Under development.

271 22) Requirement: **Data Flow Control**. The DSM2 firmware must allow the user to select
272 which data source is used for the algorithm input (data from P3, data from the Extra
273 SFP+ transceivers or test data) and which data set is driven to the output on P2
274 (algorithm result or test data).

275 Justification: These different modes of operation are required for normal data taking
276 and for various test purposes.

277 Status: Under development.

278 23) Requirement: **Data Storage Control**. During data taking the DSM2 firmware must use
279 the STAR synchronous RUN/STOP signal to control when and at which address access
280 to the memory should begin. It must also respond to the STAR synchronous “latch
281 address” command and have the potential to respond to what is currently the spare
282 command.

283 Justification: Every board in the Trigger System has an address counter that increments
284 by one every tick of the RHIC clock. This counter determines where to store the current
285 data in the memory. The RUN/STOP command is distributed simultaneously
286 throughout Trigger System by the RCC2. All the boards use this signal in the same way
287 to start incrementing their address counters and this ensures that the address counters
288 remain synchronized to each other. Data from a specific RHIC bunch crossing will be
289 stored in the same memory location across all the boards. This information is used to
290 determine which data to read out once a trigger has been issued. The “latch address”
291 command is used for monitoring purposes, to check that all the boards are still
292 synchronized. The spare may be used in the future.

293 Status: Under development.

294 24) Requirement: **Data Readout Control**. When a packet is received from the local STP2
295 transceiver (requirement #10) the DSM2 firmware must first check that it contains a
296 valid BUILD_EVT command. If so it must extract the data address from the packet,
297 read the data at that address from the memory and then create a new packet of data that
298 is transmitted by that STP2 transceiver. The firmware must allow the user to specify
299 which of the available data bits (input, output, etc...) are to be transmitted in the
300 outgoing packet. This could involve either decoding another field from the
301 BUILD_EVT packet or using information specified by the user during configuration.
302 When the outgoing packet is created the bits must be stored in the same order that is
303 produced by the existing DSM boards.

304 Justification: The data must be read out in order to understand why each trigger was
305 issued. Providing the option of reading out the output data has been found to be
306 necessary for debugging purposes. In theory the output of any DSM board is known
307 because it is always used as the input to the next board in the tree. However, in practice
308 in the existing system there have been several occasions where the data received by the
309 downstream board is incorrect. This could be due to either a firmware problem, or a
310 hardware problem in the board-to-board link. Reading the output data from any DSM
311 board would allow the user to distinguish between these two options, but that is not
312 possible in the existing system. Maintaining the existing bit order is required because

313 there is a huge amount of downstream software (both online and offline) that is
314 dependent on the existing bit order and would be very hard to change.
315 Status: Under development.

316 25) Requirement: **Input Data Latch**. The DSM2 firmware must latch the incoming data
317 from P3 or the Extra SFP+ transceivers (after the serial SFP+ data has been
318 parallelized) once per tick of RHIC clock.
319 Justification: The incoming data bits will arrive at slightly different times due to
320 differences in upstream detector hardware, cable lengths and routing. Those bits must
321 be held in a stable state while the algorithm logic operates.
322 Status: Under development. **NOTE**: On the existing DSM boards this latch was
323 implemented in discreet ICs on the PC board, which will now not be necessary.

324 26) Requirement: **Channel Mask**. The DSM2 firmware must include registers to allow the
325 user to turn on or off each channel (group of input bits) in the downstream logic.
326 Justification: Occasionally a part of the upstream hardware breaks resulting in noisy or
327 stuck bits being received by the DSM system. Since STAR is not physically accessible
328 during data taking it is often not possible to fix the hardware in a timely fashion, so
329 those problems have to be fixed in firmware.
330 Status: Under development. **NOTE**: On the existing DSM boards this mask was
331 implemented as look-up tables in memory chips on the PC board, which will now not
332 be necessary.

333 27) Requirement: **Data Analysis**. The DSM2 firmware must analyze all the incoming data
334 using user-provided algorithms.
335 Justification: These algorithms check to see if an interesting interaction occurred, and
336 that information will be used to make the trigger decision.
337 Status: Under development. **NOTE**: All of the algorithm VHDL code from the existing
338 DSM boards exists in a form that is largely independent of the control and
339 infrastructure VHDL code. As a result adapting the existing algorithm code to the new
340 DSM2 boards will be an easy task involving just minor modifications.

341 28) Requirement: **Output Data Delay**. The DSM2 firmware must delay its output by a
342 user-specified number of clock ticks. The maximum delay is 10 RHIC clock ticks.
343 Justification: Data from different detectors arrives at the DSM System at very different
344 times, i.e. in different ticks of the RHIC clock. Data from early detectors must be
345 delayed to wait for data from later detectors before the data reaches the TCU. The
346 DSM2 therefore needs to have the delay capability.
347 Status: Under development. **NOTE**: On the existing DSM boards this delay was
348 implemented in discreet FIFO ICs on the PC board, which will now not be necessary.

349 29) Requirement: **Readout Monitor**. During data taking the DSM2 firmware must use the
350 synchronous RUN/STOP signal to start a counter that counts RHIC clock ticks and is
351 large enough that its value will never wrap around to zero during a STAR run. Its value
352 must be saved immediately after data has been read from the memory during readout.
353 Justification: The TCU has an equivalent counter whose value is saved whenever a
354 trigger is issued. These counters will allow the user to monitor the time between when a
355 trigger was issued and when the data was read out.
356 Status: Under development. **NOTE**: In the current system this functionality is
357 implemented on the RCC2 and the counter value is read by the VME CPU after it has

358 read out all of the DSM boards in that crate. In the new system that will not be
359 necessary.

360 30) Requirement: **Input Timing Monitor**. The DSM2 firmware must use a high-frequency
361 clock that is independent of the RHIC clock to measure the time between when a
362 selected input bit changes value and when the Input Data Latch occurs.
363 Justification: Each layer of the DSM tree operates on a different phase of the RHIC
364 clock. Sometimes it is necessary to adjust the clock phase for a board to make sure that
365 it can properly receive data from the upstream layers and send data to the downstream
366 layers without having any setup or hold timing violations. Monitoring the time between
367 data and latch transitions will make those adjustments easier.
368 Status: Under development.

369 31) Requirement: **Configuration Time**. The total time to configure the DSM2 must be
370 substantially less than the time taken to configure the Time Projection Chamber (TPC)
371 subsystem. For the DSM2 this includes the time to set all FPGA registers. It does not
372 include the time to download a new FPGA configuration.
373 Justification: STAR needs to minimize the time taken to configure the full system in
374 order to maximize the amount of data-taking time. The Trigger subsystem is always
375 configured before the TPC in order to ensure that the clocks that the Trigger provides to
376 the TPC are in their correct state when the TPC configuration starts. If the time to
377 configure the Trigger is substantially less than the time to configure the TPC then the
378 Trigger avoids being the configuration bottleneck. All of the DSM2 boards will be
379 configured in parallel, each one using its own Ethernet connection, so the time to
380 configure the Trigger will depend on the time to configure one DSM2. During normal
381 data-taking configuring a DSM board involves (re)setting user registers and counters,
382 all of which can be done quickly and efficiently, Downloading a new FPGA
383 configuration is more time consuming, but STAR has matured to the point where that is
384 typically only done when beam-species or collision energy changes so it will not be
385 part of the typical configuration process.
386 Status: Under development.