

# Implementation of QT Algorithm for ZDC SMD

Run 2011

qt32b\_10\_v6\_3.mcs

Chris Perkins

03/03/2011

(Updated output bit list in documentation 09/03/2021)

## Description:

This algorithm outputs the ID of the highest channel from each daughter card. If either all the channels on QT8A OR all the channels on QT8B are '0', the QT8B max ID is set to '7'. If either all the channels on QT8C OR all the channels on QT8D are '0', the QT8D max ID is set to '7'. This corresponds to the LED channel for both East and West and is masked from the algorithm. In this case, the QT8A (or QT8C) max ID may or may not be valid and should be ignored.

In the production configurations, the LED channel is masked from the algorithm for the East and West strips.

## Inputs:

QT8A: WH1, WH2, WH3, WH4, WH5, WH6, WH7, WH8  
QT8B: WV1, WV2, WV3, WV4, WV5, WV6, WV7, WLED  
QT8C: EH1, EH2, EH3, EH4, EH5, EH6, EH7, EH8  
QT8D: EV1, EV2, EV3, EV4, EV5, EV6, EV7, ELED

## Registers (1 Set Per Daughter Card):

None

## LUT:

Pedestal subtraction for each channel

## Algorithm Latch: 1

### Action (21x RHIC Clock):

1<sup>st</sup>: Mask channels and Latch inputs  
If mask bit = 1, channel data = 0

2<sup>nd</sup>: Max(ch0, ch1) → Int\_max\_0  
Max(ch2, ch3) → Int\_max\_1  
Max(ch4, ch5) → Int\_max\_2  
Max(ch6, ch7) → Int\_max\_3

3<sup>rd</sup>: Max(Int\_max\_0, Int\_max\_1) → Int\_max\_4  
Max(Int\_max\_2, Int\_max\_3) → Int\_max\_5

- 4<sup>th</sup>:  $\text{Max}(\text{Int\_max\_4}, \text{Int\_max\_5}) \rightarrow \text{Int\_max\_6}$
- 5<sup>th</sup>: Delay  $\text{Int\_max\_6}$  for DB, DD  $\rightarrow \text{Int\_max\_6\_del1}$   
Latch out  $\text{Int\_max\_6}$  and ID for DA, DC
- 6<sup>th</sup>: Delay  $\text{Int\_max\_6}$  for DB, DD  $\rightarrow \text{Int\_max\_6\_del2}$   
Latch in  $\text{Int\_max\_6}$  and ID for DA, DC into DB, DD
- 7<sup>th</sup>: If  $\text{Int\_max\_6}$  is '0' for DA or DB :  $\text{ID\_B\_OUT} \rightarrow \text{"111"}$   
Else  $\text{ID\_B\_OUT} \rightarrow \text{Int\_max\_6\_del2}$   
If  $\text{Int\_max\_6}$  is '0' for DC or DD :  $\text{ID\_D\_OUT} \rightarrow \text{"111"}$   
Else  $\text{ID\_D\_OUT} \rightarrow \text{Int\_max\_6\_del2}$   
Delay  $\text{Int\_Max\_6}$  for DA, DC on DB, DD  $\rightarrow \text{ID\_A\_OUT}, \text{ID\_C\_OUT}$
- 8<sup>th</sup>: Latch out  $\text{ID\_A\_OUT}, \text{ID\_B\_OUT}$  from DB  
Delay  $\text{ID\_C\_OUT}, \text{ID\_D\_OUT}$  on DD
- 9<sup>th</sup>: Latch in  $\text{ID\_A\_OUT}, \text{ID\_B\_OUT}$  into DC  
Delay  $\text{ID\_C\_OUT}, \text{ID\_D\_OUT}$  on DD
- 10<sup>th</sup>: Latch out  $\text{ID\_A\_OUT}, \text{ID\_B\_OUT}$  from DC  
Delay  $\text{ID\_C\_OUT}, \text{ID\_D\_OUT}$  on DD
- 11<sup>th</sup>: Latch in  $\text{ID\_A\_OUT}, \text{ID\_B\_OUT}$  into DD  
Delay  $\text{ID\_C\_OUT}, \text{ID\_D\_OUT}$  on DD
- 12<sup>th</sup>: Latch all bits out to L0 FPGA from DD

### **L0 Output to DSM:**

- (0-2) : Max DA ID
- (3-5) : Max DB ID
- (6-8) : Max DC ID
- (9-11) : Max DD ID
- (12-15) : '0'
- (16-18) : Max DA ID
- (19-21) : Max DB ID
- (22-24) : Max DC ID
- (25-27) : Max DD ID
- (28-31) : '0'