

# Implementation and Algorithms for TOF, MTD and PP2PP DSM Tree

Eleanor Judd

May 28, 2009

There are some big changes to this branch of the DSM Tree for the 2009 running period. The Central Trigger Barrel (CTB) has been completely removed and replaced by the Time-of-Flight detector (TOF). TOF digitizes its data in its front end system and sends that data to the trigger system, so the CTB digitizer boards (CDB) have been removed. Also, the VPD trigger electronics has been moved to the Vertex branch of the DSM tree. This branch therefore processes data from the MTD and PP2PP detectors, along with the new TOF detector.

## 1. Layer 0 DSM Boards: MIX\_TF001:006

The TOF layer-0 DSM boards each receive 20 5-bit multiplicity values from the TOF trays. The connections are made such that each layer-0 DSM receives TOF data from one 2-hour pie-slice of the detector. The values are summed to calculate the total multiplicity.

NOTE: In order to avoid doing too many sums in parallel, this algorithm takes an extra tick of the RHIC clock, which corresponds to 4 extra ticks of the 4xRHIC clock that is used by the FPGA. This allows many sums to be performed in series, which is easier to implement.

RBT File: mix\_tf001\_2009\_a.rbt

Users: TF001:TF006

Inputs: Ch 0:6 = TOF trays  
Ch 7 = Unused

On each DSM channel:

(0:14) 3 5-bit TOF multiplicity values

(15) Unused

NOTE: Ch 6 receives just 2 input multiplicity values so it uses only bits 0:9

LUT: 1-to-1. Noisy, dead and non-instrumented channels are also zeroed out here

Registers: None

Action

1<sup>st</sup> Latch inputs

2<sup>nd</sup> Sum TOF channels 0:2, 3:5, 6:8, 9:11, 12:14, 15:17 and 18:19

- 3<sup>rd</sup>      Combine these sums in pairs to make the sums of channels 0:5, 6:11 and 12:17. Delay the sum of channels 18 and 19 to the 4<sup>th</sup> clock tick
- 4<sup>th</sup>      Combine these sums in pairs to make the sums of channels 0:11 and 12:19
- 5<sup>th</sup>      Combine these two sums to make the final sums of channels 0:19
- 6<sup>th</sup>      Delay the final sum
- 7<sup>th</sup>      Delay the final sum
- 8<sup>th</sup>      Latch Outputs

Output to TF101:

- (0:9)    TOF multiplicity
- (10:15) Unused

## 2. Layer 1 DSM Board: MIX\_TF101

The TOF layer-1 DSM board receives a 10-bit multiplicity value from each of the six TOF layer-0 DSM boards. Each input multiplicity is compared to a threshold. In parallel with this, the values are also summed to calculate the total multiplicity.

NOTE: In order to avoid doing too many sums in parallel, this algorithm takes an extra tick of the RHIC clock, which corresponds to 4 extra ticks of the 4xRHIC clock that is used by the FPGA. This allows many sums to be performed in series, which is easier to implement.

RBT File: mix\_tf101\_2009\_a.rbt

Users: TF101

Inputs: Ch 0:5 = TF001:TF006  
Ch 6:7 = Unused

On each DSM channel:  
(0:9)    TOF multiplicity  
(10:15) Unused

LUT: 1-to-1

Registers:

R0: TOF-sector-th (10)

Action

- 1<sup>st</sup>      Latch inputs
- 2<sup>nd</sup>      Sum channels 0:1, 2:3 and 4:5  
In parallel, compare each of the 6 input multiplicity values to the threshold specified in register 0.

- 3<sup>rd</sup> Combine the first two sums to make the sums of channels 0:3. Delay the sum of channels 4 and 5 to the 4<sup>th</sup> clock tick. Delay the 6 threshold bits to the 8<sup>th</sup> clock tick.
- 4<sup>th</sup> Combine the two remaining sums to make the final total multiplicity sum of channels 0:5.
- 5<sup>th</sup> Delay the final sum to the 8<sup>th</sup> clock tick.
- 6/7<sup>th</sup> No logic
- 8<sup>th</sup> Latch Outputs

Output to TF201:

- (0:12) TOF total multiplicity
- (13:15) Unused
- (16:21) 6 sector threshold bits
- (22:31) Unused

### 3. Layer 0 QT Board: MXQ\_MT001

The layer 0 DSM board for the MTD has been replaced with a QT board this year. Initially this board was programmed with an algorithm that just sends good-hit bits to the DSM board. The algorithm was used by both the MTD and pp2pp QT boards. On May 13<sup>th</sup> 2009 the MTD QT board was re-programmed to use the ZDC QT algorithm, which sends good-TAC values to the DSM boards. Please see the documentation provided by Chris Perkins for a description of its algorithm.

### 4. Layer 1 DSM Board: MIX\_MT101

The MT101 DSM board processes data from the MTD detector. Originally it also processed data from the PP2PP detector. However, during the commissioning phase it was determined that the PP2PP data was arriving too late, when compared to MTD, so on May 18<sup>th</sup> 2009 the connection to the PP2PP system was removed from this DSM board. The algorithm receives 2 “good TAC” values from the MTD QT board (MXQ\_MT001). It calculates both the difference and sum of these values and then applies multiple threshold cuts to both values. The results are combined and one final bit is passed on to Layer 2.

Change Log:

Version	Date	Comment
a	03/12/2009	Original version containing both MTD and PP2PP logic.
b	05/01/2009	MTD data is actually coming in on channel 1, not channel 0, so the “Good Hit” bits were changed from input bits 0 and 4 to 16 and 20
c	05/14/2009	The MTD QT board was re-programmed to use the ZDC QT algorithm. The DSM input is now good TAC values rather than just good hit bits. The TAC difference and sum are

		<p>calculated and cuts are applied.  NOTE: The “c” version of this algorithm does actually contain its original PP2PP logic. However, from May 18<sup>th</sup> 2009 onward, the PP2PP system was no longer connected to this DSM so that logic was not used. The description of that logic has therefore been removed from this section of this document.</p>
--	--	---

RBT File: mix\_mt101\_2009\_c.rbt

Users: MT101

Inputs: Ch0:1 = QT Board MT001  
Ch2:7 = Unused

From the MT001 QT board:

NOTE: The connections of the two cables that carry data from the MT001 QT board to the MT101 DSM are switched. As a result the 16 LSB of the QT output arrive at MT101 on channel 1 (i.e. bits 16:31) and the 16 MSB of the QT output arrive on channel 0 (i.e. bits 0:15).

bits 0:7 = 8 MSB of Good TAC value from MTD West channel (TAC-W)

bits 8:15 = Unused

bits 16:27 = Good TAC value from MTD East channel (TAC-E)

bits 28:31 = 4 LSB of Good TAC value from MTD West channel (TAC-W)

LUT: 1:1

Registers:

R0: MTD-TACdiff-Min (13)

R1: MTD-TACdiff-Max (13)

R2: MTD-TACsum-Min (13)

R3: MTD-TACsum-Max (13)

Action:

1<sup>st</sup> Latch input

2<sup>nd</sup> Calculate MTD TAC difference =  $4096 + \text{TAC-W} - \text{TAC-E}$   
Calculate MTD TAC sum =  $\text{TAC-W} + \text{TAC-E}$   
Define: Good-TAC-E =  $\text{TAC-E} > 0$ , same for West side

3<sup>rd</sup> Compare the MTD TAC difference to its minimum and maximum values, as specified in registers 0 and 1. The logic looks for the TAC difference to be greater than the minimum and less than the maximum.  
Compare the MTD TAC sum to its minimum and maximum values, as specified in registers 2 and 3. The logic looks for the TAC sum to be greater than the minimum and less than the maximum.  
Combine all the MTD results to produce one final MTD bit. The TAC difference is required to be inside its window, but the TAC sum must be outside its window:

**MTD** = Good-TAC-E and Good-TAC-W and  
(reg0 < TAC-difference < reg1) and  
not (reg2 < TAC-sum < reg3)

4<sup>th</sup> Latch output

Output to TF201:

(0) MTD  
(1:15) Unused

Scalars:

Unused

## 5. Layer 0 QT Board: MXQ\_PP001

The layer 0 DSM board for the PP2PP detector has been replaced with a QT board this year. Please see the documentation provided by Chris Perkins for a description of its algorithm. Initially the output of this QT board was connected to the input of the MT101 DSM. However, during commissioning of the PP2PP detector it was determined that the data arrived too late, when compared to MTD. So, on May 18<sup>th</sup> 2009 the QT board output cables were moved from MT101 to TF201. It was subsequently determined that the timing of this connection was good (i.e. the PP2PP data arrived at the same time as the TOF and MTD data) so the cables were left in place and the TF201 DSM algorithm was modified accordingly.

## 6. Layer 2 TOF DSM Board: L1-TF201

All the information from the TOF, MTD and PP2PP detectors is brought into the TOF layer 2 DSM. The single MTD bit and the TOF sector threshold bits are simply passed through to the last DSM or new TCU. The TOF multiplicity is compared to a threshold. The algorithm also receives 16 “good hit” bits from the PP2PP QT board (MXQ\_PP001). There is one bit from each of 16 PMTS. The bits are combined in pairs to make a bit for each Roman Pot, and then the RP bits are combined to make the components of elastic and inelastic triggers. The PP2PP bits are combined to make the elastic and inelastic trigger bits.

Change Log:

Version	Date	Comment
a	03/12/2009	Original version containing MTD and half the PP2PP logic but no TOF logic.
b	05/28/2009	Added in the TOF logic. The first half of the PP2PP logic, which used to be in the MT101 DSM, was added into this algorithm.

RBT File: 11\_tf201\_2009\_b.rbt

Users: TF201

Inputs: Ch 0 = MT101  
Ch 1 = Unused  
Ch 2:3 = TF101  
Ch 4 = PP001 (QT Board)  
Ch 5:7 = Unused

From MTD Layer 1 DSM - MT101  
(0) MTD  
(1:15) Unused

From TOF Layer 1 DSM - TF101  
(0:12) TOF total multiplicity  
(13:15) Unused  
(16:21) TOF sector threshold bits  
(22:31) Unused

From the PP001 QT board: "Good Hit" bits from 16 PMTS  
bit 0:3 = RPEVU1, RPEVU2, RPEVD1, RPEVD2  
bit 4:7 = RPWVU1, RPWVU2, RPWVD1, RPWVD2  
bit 8:11 = RPEHO1, RPEHO2, RPEHI1, RPEHI2  
bit 12:15 = RPWHO1, RPWHO2, RPWHI1, RPWHI2

LUT: 1-to-1

Registers:  
R0: TOF-Mult-th (13)

Action

1<sup>st</sup> Latch inputs

2<sup>nd</sup> Delay the MTD bit and the TOF sector threshold bits to the 4<sup>th</sup> step.  
Compare the TOF total multiplicity to the threshold specified in register 0.  
Combine (OR) the 16 PP2PP good hit bits to make the 8 Roman Pot (RP) bits, i.e.:

EVU = RPEVU1 or RPEVU2

EVD = RPEVD1 or RPEVD2

WVU = RPWVU1 or RPWVU2

WVD = RPWVD1 or RPWVD2

EHO = RPEHO1 or RPEHO2

EHI = RPEHI1 or RPEHI2

WHO = RPWHO1 or RPWHO2

WHI = RPWHI1 or RPWHI2

Then combine the Roman Pot bits to make the elastic and inelastic trigger components, i.e.:

EA = WVU and EVD

EB = WVD and EVU

EC = WHO and EHI

ED = WHI and EHO

EOR = EVU or EVD or EHO or EHI

WOR = WVU or WVD or WHO or WHI  
EVF = EVU and EVD  
EHF = EHI and EHO  
WVF = WVU and WVD  
WHF = WHI and WHO

3<sup>rd</sup> Delay the TOF multiplicity bit and the 10 PP2PP trigger component bits to the 4<sup>th</sup> step.

In parallel, combine those PP2PP component bits to make the raw trigger conditions and their vetoes, i.e.:

ET\_raw = EA or EB or EC or ED  
ET\_veto = WVF or WHF or EVF or EHF  
ITE\_raw = EOR  
ITE\_veto = EVF or EHF  
ITW\_raw = WOR  
ITW\_veto = WVF or WHF

Finally, combine each raw trigger bit with its veto to make the PP2PP trigger bits, i.e.:

ET = ET\_raw and not ET\_veto  
ITE = ITE\_raw and not ITE\_veto  
ITW = ITW\_raw and not ITW\_veto

4<sup>th</sup> Latch Outputs

Output to LD301 or new TCU:

(0) MTD  
(1) ET  
(2) ITE  
(3) ITW  
(4) TOF total multiplicity threshold bit  
(5:10) TOF sector threshold bits  
(11:15) Unused

Scalars:

(0) EA  
(1) EB  
(2) EC  
(3) ED  
(4) EOR  
(5) WOR  
(6) EVF  
(7) EHF  
(8) WVF  
(9) WHF  
(10) MTD  
(11) TOF total multiplicity threshold bit  
(12:15) Unused