Implementation of QT Algorithm for ZDC Run 2011 qt32b 10 v6 2.mcs

Chris Perkins

03/03/2011

Description:

This algorithm compares various ADC sums to thresholds, passes two separate partial TAC values, and passes two separate partial ADC sums.

Only channels that satisfy a "good hit" requirement are included in sums for threshold comparisons, TAC output, and sum output. A "good hit" is defined as one where the ADC value is greater than some threshold and the corresponding TAC value is greater than TAC_MIN and less then TAC_MAX. The channel mask register can be used but note that ADC and TAC channels must each be masked individually.

Note that only the first two ADC and TAC channels are used on each daughter card. The other channels will show up in the datastream but are not considered in the trigger decision.

The first sum considered is channel 0+1 on each daughter card. This is compared to Pair_Threshold and one bit per daughter card is output. The second sum considered is channel 0+1 on daughter A plus channel 0+1 on daughter B. A similar sum is calculated from channels 0+1 on daughter C plus channels 0+1 on daughter D. These sums are compared to Sum Threshold and two bits total are output from each QT32.

There are two separate partial TAC values output: the upper nine bits (2-11) from the first TAC channel on daughter A and the first TAC channel on daughter C, both subject to the corresponding "good hit" requirement on the full TAC value.

The algorithm also outputs the upper three bits (11:13) from the (channel 0+1)_{AB} sum and the (channel 0+1)_{CD} sum.

Note that this algorithm uses the direct path from Daughter B to the L0 FPGA.

The default masks for Run 2011 are 0xEE on daughters A and C, and 0xCC on daughters B and D. This makes the Pair thresholds as follows:

Pair A: ZDC E1 Pair B: ZDC E2+E3 Pair C: ZDC W1 Pair D: ZDC W2+W3

And the Sum thresholds as follows:

Sum A+B: ZDC E1+E2+E3 Sum C+D: ZDC W1+W2+W3

Inputs:

QT8A: 2 PMT ADC (ch 0,1), 2 PMT TAC (ch 4,5) QT8B: 2 PMT ADC (ch 8,9), 2 PMT TAC (ch 12,13) QT8C: 2 PMT ADC (ch 16,17), 2 PMT TAC (ch 20,21) QT8D: 2 PMT ADC (ch 24,25), 2 PMT TAC (ch 28,29)

```
Registers (1 Set Per Daughter Card):
 Alg. Reg. 0 (Reg 13): ADC Threshold
 Alg. Reg. 1 (Reg 14): TAC MIN
 Alg. Reg. 2 (Reg 15): TAC MAX
 Alg. Reg. 3 (Reg 16): Pair Threshold
 Alg. Reg. 4 (Reg 17): Sum Threshold (only valid on daughters B,D)
 Reg. 11: Channel Mask
LUT:
 Timing adjustments/pedestal subtraction for each PMT
Algorithm Latch: 1
Action (21x RHIC Clock):
  1<sup>st</sup>: Mask channels and Latch inputs
         If mask bit = 1, channel data = 0
  2<sup>nd</sup>: For each PMT (2 per daughter board):
         ADC above threshold: ADC > PMT ADC Thresh → Good ADC
         TAC above threshold: TAC > TAC MIN → Good TAC MIN
         TAC below threshold: TAC < TAC MAX → Good TAC MAX
  3<sup>rd</sup>: Make good hits(0-1):
         good hit(i) = Good-ADC(i) && Good TAC MIN(i) && Good TAC MAX(i)
  4^{th}: Sum ADC channels 0+1 subject to good hit requirements \rightarrow Int sum 0
       Delay TAC channel 4 subject to good hit requirement → TAC ch4 del
  5^{th}: Compare Int sum 0 to Pair Threshold \rightarrow Pair_Good
       Add Int sum 0 to sum from previous daughter (input bits0-12) \rightarrow Int sum 1
              (Note: This result is ignored on daughters A,C)
       Delay TAC value from previous daughter → TAC in del
              (Note: This result is ignored on daughters A,C)
  6^{th}: Compare Int sum 1 to Sum Threshold \rightarrow Sum Good
              (Note: This result is ignored on daughters A,C)
```

```
7<sup>th</sup>: Latch Output Bits to next daughter or L0 FPGA
       if(daughter A)
           (0-12):
                       Int sum 0 (Pair ADC Sum A)
           (13-16):
           (17-28):
                       TAC ch4 del (DA ch4 TAC)
           (29-32):
           (33)
                       Pair Good (A)
       else if(daughter B)
           (0-12)
                       '0'
                       TAC in del (bits8-11) (DA ch4 TAC)
           (13-16):
           (17-28):
           (29)
                       Int sum 1 (bit 13) (A+B sum)
                       '0'
           (30)
           (31)
                       Sum Good (A+B)
           (32)
                       Pair Good (B)
                       Pair Good (A) (Passed from previous daughter)
           (33)
           Level Out (2-7): TAC in del (bits2-7) (DA ch4 TAC)
           Level0 Out (0-1): Int sum 1 (bits 11-12) (A+B sum)
       else if(daughter C)
           (0-12):
                       Int sum 0 (Pair ADC Sum C)
                       DA ch4 TAC (bits8-11) (Passed from previous daughter)
           (13-16):
           (17-28):
                       TAC_ch4_del (DC ch4 TAC)
           (29)
                       A+B Sum (bit 13) (Passed from previous daughter)
           (30)
                       Pair Good (C)
                       Sum Good (A+B) (Passed from previous daughter)
           (31)
           (32)
                       Pair Good (B) (Passed from previous daughter)
                       Pair Good (A) (Passed from previous daughter)
           (33)
       else if(daughter D)
                       TAC in del (DC ch4 TAC)
           (0-11):
           (12)
                       DA ch4 TAC (bits8-11) (Passed from previous daughter)
           (13-16):
                       A+B Sum (bit 13) (Passed from previous daughter)
           (17)
           (18-20):
                       C+D Sum (bits 11-13)
                       '0'
           (21-27):
                       Sum Good (C+D)
           (28)
                       Pair Good (D)
           (29)
                       Pair Good (C) (Passed from previous daughter)
           (30)
                       Sum Good (A+B) (Passed from previous daughter)
           (31)
           (32)
                       Pair Good (B) (Passed from previous daughter)
           (33)
                       Pair Good (A) (Passed from previous daughter)
```

L0 Output to DSM:

(0-9) : Daughter C ch4 TAC (bits 2-11) (10-19) : Daughter A ch4 TAC (bits 2-11)

(20) : Pair Good (C) (21) : Pair Good (D) (22) : Sum Good (C+D) (23) : Pair Good (A) (24) : Pair Good (B) (25) : Sum Good (A+B) (26-28) : C+D Sum (bits 11-13) (29-31) : A+B Sum (bits 11-13)